Please modify this text in area with the affiliations:

Manuscript received March 9, 2017; revised June 18, 2018; accepted June 27, 2018. This work was performed under the auspices of the U.S. Department of Energy by the Lawrence Livermore National Laboratory under Contract DE-AC52-07NA27344. Released as LLNL-JRNL-754009. *(Corresponding author: Bronis R. de Supinski.)*

Manuscript received March 9, 2017; revised June 18, 2018; accepted June 27, 2018. This article has been authored by Lawrence Livermore National Security, LLC under Contract DE-AC52-07NA27344 with the U.S. Department of Energy. Accordingly, the United States Government retains and the publisher, by accepting the article for publication, acknowledges that the United States Government retains, a non-exclusive, paid-up, irrevocable, world-wide license to publish or reproduce the published form of this article or to allow others to do so, for United States Government purposes. Released as LLNL-JRNL-754009. *(Corresponding author: Bronis R. de Supinski.)*

AQ:1 = Please supply index terms/keywords for your paper. To download the IEEE Taxonomy, go to http://www.ieee.org/documents/taxonomy\_v101.pdf.

Computers and information processing

....Computer science

........Programming

............Parallel programming

....Parallel processing

........Multithreading

...Computer architecture

........Parallel architectures

............Multicore processing

........Memory management

........Accelerator architectures

AQ:2 = Please provide the postal code for “Intel, Barcelona, Intel, Nurnberg, Barcelona Supercomputing Center, Sandia National Laboratories, and Bundesministerium des Innern.”

Please change Alex Duran’s affiliation to:

Intel Corporation Iberia, Madrid 28020 Spain

Please change Michael Klemm’s affiliation to:

Intel Deutschland GmbH, 85622 Feldkirchen, Germany

For Barcelona Supercomputing Center, use Barcelona 08034 Spain

For Sandia National Laboratories, use 87185

Please change Tim Mattson’s affiliation to:

Intel, Hillsboro OR 97124

AQ:3 = Please provide the expansion for “SIMD.”

Single Instruction Multiple Data

**Corrections to be made in the main text:**

p. 3, Section III-A, 1st paragraph: replace “not only across the C, C++ and Fortran but” with “not only across C, C++, and Fortran but” (i.e., delete “the”).

p. 3, Section III-A, 2nd paragraph: replace “for portability expressing parallelism” with “for portably expressing parallelism” (i.e., change “portability” to “portably”).

p. 4, Section III-A, 2nd to last paragraph: replace “which is the most recent preview of OpenMP 5.0” with “which provided a preview of OpenMP 5.0” (i.e., change “is the most recent” to “provided a”).

p. 5, Section IV-A, 2nd paragraph: replace “Section III,” with “ Section III.” (i.e., replace comma at end of sentence with period).

p. 6, Section IV-B, last paragraph: remove white space around “—“ at “storage – or may not” for consistency with other places in the text.

p. 7, Section V-B, 1st paragraph: replace “like the Intel Xeon Phi” with “like the Intel Xeon Phi coprocessor” (i.e., insert “coprocessor” after “Intel Xeon Phi”).

p. 8, Section V-C, 2nd to last paragraph: replace “that all child tasks of the current task must compete” with “that all child tasks of the current task must complete” (i.e., change “compete” to “complete”).

p. 11, Section V-C. 3rd to last paragraph: Change “The task reduction clause” to “The task\_reduction clause” (i.e., add underscore).

p. 11, Section V-D, 2nd to last paragraph: replace “to support rapid adaption of existing programs” with “to support rapid adaptation of existing programs” (i.e., change “adaption” to “adaptation”).