

Lakshman Kumar Dara

Inquisitive and Persistent Learner

✉ klakshman616@gmail.com | ☎ [7396360074](tel:7396360074) | 📍 Vizianagaram, Andhra Pradesh, India |
🌐 <https://www.linkedin.com/in/lakshman-kumar-2118b31b7/>

Summary

ECE graduate focused on Digital Design and Verification of RTL. Developed strong technical proficiency in HDLs and HVLs . Driven by a commitment to innovation in chip architecture and verification methodologies. Aiming to leverage skills for advanced challenges within VLSI and SoC design and verification environments.

Professional Qualification

Maven Silicon Softech Pvt. Ltd.	Bengaluru
Advanced VLSI Design and Verification course	Aug 2025 - Present

Education

Lendi Institute of Engineering and Technology	B.Tech • 7.6 CGPA
Electronics and Communication Engineering	Sep 2021 - May 2025
Narayana Junior College	HSC • 8.56 CGPA
MPC	Mar 2018 - Mar 2020
Saint Joseph English Medium School	SSC • 9.5 CGPA
	Mar 2008 - Mar 2018

Skills

- HDL & HVL/Framework : Verilog , SystemVerilog , SVA, UVM
- Protocols : AXI, APB , SPI
- EDA Tools : VCS, Questa Sim, Xilinx ISE, Vivado, Synopsys Design Compiler, VC Spyglass Lint, Fuse, Icarus Verilog, Verilator, GTK Wave, Verible , Dsim(Altair) , Slang Server , Verible , svlangserver , svls , Yosys
- Programming Languages : C Programming [DSA] , Python
- Tools : MATLAB , Octave , SciLab , Arduino IDE , Desmos , Logisim
- Operating Systems : Windows , GNU/Linux
- Scripting Languages : Python , Bash , Make
- Core Skills : RTL Coding using Synthesizable constructs of Verilog, FSM-based design, Simulation, Code Coverage, CRCDV , Regression Testing, Functional Coverage , Synthesis, Linting , Embedded Systems and IoT(Programming/Integration)
- Non Core Skills : API , Cloud , Building from source , ADB , Github Codespaces , Virtual Machines , Codespaces , Local / Self Hosting , Hosting , Docker, Prompting.
- Non Technical Skills : Critical Thinking , Problem Solving , Planning , First Principles Thinking , Reasoning

Projects

- AXI VIP
- Built VIP compliant to the AXI Protocol and checked through Assertions
 - Verified Features such as Multiple Outstanding , Out of Order Completion/Interleaving, Burst Modes , Independent Channels
 - Introduced Random Behaviour to Identify Corner Cases
- APB to SPI Bridge (Design and Verification)
- Designed and Verified a bridge that enables communication between devices using APB and SPI using UVM and Verilog
 - Implemented Backdoor access through RAL for access of Control Registers
 - Implemented Virtual Sequence, Virutal Sequencer for scalability

Projects

RAM SoC Design and Verification (Design and Verification)

- Designed and Verified RAM SoC using Verilog and UVM
- Performed Regression Testing
- Developed Better understanding to verify SoC systems

Cognito - AI in Terminal

- Implemented Multifile Insertion into context using cat , stdin and stout assisted by jq and python text parsing
- Added Memory mode where history is saved as a JSON Object
- Extended functionality by adding Copilot like features using Code Mode which can be integrated with any editor that has pipe capabilities

Certifications

CCNA: Introduction to Networks Jun 2024

CCNA: Switching, Routing, and Wireless Essentials Jun 2024

EF SET: English Proficiency (C1) Oct 2024

Achievements

Dynamic Pollution Monitoring and Management using Embedded and IoT Technologies Feb 2024
Secured Best Early Warning, Monitoring & Management Systems

Optical Inter Satellite Communication Apr 2023
Secured 1st place for my presentation on an innovative cutting-edge and emerging technology on Optical Inter-Satellite Communication.

Star of the Month Sept 25
Rewarded for my performance during my time at Maven Silicon

Interests

Productive Interests	Semi Productive Interests	Casual Interests
Infotainment, Philosophy, Reading, Writing, Tinkering, Modding, Leetcode	Esports, Human Becnchmark, Cognitive Excercise's, Language Learning	Excercise, Cycling, Walks

Languages

English	Hindi	Telugu
Advanced(C1)	Advanced	Native