```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity CLA_block is
  port(
     a, b : in std_logic_vector(3 downto 0);
    cin : in std_logic;
    s : out std_logic_vector(3 downto 0);
    cout : out std_logic
  );
end entity CLA_block;
architecture mixed of CLA_block is
  component full_adder is
     port (
       a,b, cin : in std_logic;
       s, cout : out std_logic
  end component full_adder;
  signal p : std_logic_vector(3 downto 0);
  signal g : std_logic_vector(3 downto 0);
  signal p30 : std_logic;
  signal g30 : std_logic;
  signal c : std_logic_vector(4 downto 0);
  p(0) \le a(0) \text{ or } b(0);
  p(1) \le a(1) \text{ or } b(1);
  p(2) \le a(2) \text{ or } b(2);
  p(3) \le a(3) \text{ or } b(3);
  g(0) \le a(0) \text{ or } b(0);
  q(1) \le a(1) \text{ or } b(1);
  g(2) \le a(2) \text{ or } b(2);
  g(3) \le a(3) \text{ or } b(3);
  p30 \le (p(3) \text{ and } p(2) \text{ and } p(1) \text{ and } p(0));
  g30 \leftarrow (g(3) \text{ or } (p(3) \text{ and } (g(2) \text{ or } (p(2) \text{ and } (g(1) \text{ or } (p(1) \text{ and } g(0)))))));
  cout \leq (g30 or (cin and p30));
  c(0) \le cin;
  min_lokke: for i in 0 to 3 generate ny_komponent: full_adder
  port map(
    a \Rightarrow a(i),
    b \Rightarrow b(i),
    cin => c(i),
     s \Rightarrow s(i),
    cout => c(i+1)
     );
end generate;
end architecture mixed;
```