```
# Compile of cla block.vhd was successful.
# Compile of tb cla block.vhd was successful.
# Compile of fulladder.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb cla block
# vsim -voptargs="+acc" work.tb cla block
# Start time: 21:36:37 on Sep 22,2021
# ** Note: (vsim-3813) Design is being optimized due to module
recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std logic 1164(body)
# Loading ieee.std logic arith(body)
# Loading ieee.std logic unsigned(body)
# Loading std.env(body)
# Loading work.tb cla block(behavioral)#1
# Loading work.cla block(mixed)#1
# Loading work.full adder(gate level)#1
add wave -position insertpoint \
sim:/tb cla block/tb a
add wave -position insertpoint
sim:/tb cla block/tb b
add wave -position insertpoint
sim:/tb cla block/tb cin
add wave -position insertpoint \
sim:/tb cla block/tb cout
add wave -position insertpoint \
sim:/tb cla block/tb s
run -all
# ** Note: Ferdig!
    Time: 330 ns Iteration: 0 Instance: /tb cla block
# Break in Process line 39 at /home/tsauren/M-
drive/Documents/oblig2/tb cla block.vhd line 67
```