

ECE238L Computer Logic Design

Lab 3: Structural Design of Multiplexers and Decoders

Section 003: Wednesday 2:00-4:45

Name: Tomas Salaz

Gates VHDL Source Code, Simulation Code and Constraints

Gates.vhd

C:/Users/tsalaz25/ECE238L/Gates/Gates.srscs/sources_1/new/Gates.vhd

```
5 -- Create Date: 02/25/2025 12:58:49 PM
6 -- Design Name:
7 -- Module Name: Gates - Behavioral
8 -- Project Name:
9 -- Target Devices:
10 -- Tool Versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19
20
21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 --use IEEE.NUMERIC_STD.ALL;
28
29 -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 --library UNISIM;
32 --use UNISIM.VComponents.all;
33
34 entity Gates is
35     Port ( A, B : in STD_LOGIC;
36           G_out : out STD_LOGIC_VECTOR (7 downto 0));
37 end Gates;
38
39 architecture Behavioral of Gates is
40
41 begin
42     G_out(0) <= (A); --Buffer
43     G_out(1) <= not A;
44     G_out(2) <= A and B;
45     G_out(3) <= A or B;
46     G_out(4) <= A nand B;
47     G_out(5) <= A nor B;
48     G_out(6) <= A xor B;
49     G_out(7) <= A xnor B;
50 end Behavioral;
```

Gates_tb.vhd

C:/Users/tsalaz25/ECE238L/Gates/Gates.srscs/sim_1/new/Gates_tb.vhd

```
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19
20
21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 --use IEEE.NUMERIC_STD.ALL;
28
29 -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 --library UNISIM;
32 --use UNISIM.VComponents.all;
33
34 entity Gates_tb is
35     -- Port ( );
36 end Gates_tb;
37
38 architecture bench of Gates_tb is
39
40 component Gates
41     port (A, B : in STD_LOGIC;
42           G_out: out STD_LOGIC_VECTOR(7 downto 0));
43 end component;
44
45 signal A_tb, B_tb : STD_LOGIC;
46 signal G_out_tb : STD_LOGIC_VECTOR(7 downto 0);
47
48 begin
49     uut : Gates port map (A => A_tb,
50                           B => B_tb,
51                           G_out => G_out_tb);
52
53 stimulus : process
54 begin
55     A_tb <= '0' ; B_tb <= '0' ; wait for 100 ns;
56     A_tb <= '0' ; B_tb <= '1' ; wait for 100 ns;
57     A_tb <= '1' ; B_tb <= '0' ; wait for 100 ns;
58     A_tb <= '1' ; B_tb <= '1' ; wait for 100 ns;
59
60 wait;
61 end process;
62 end bench;
```

Gates_constr.xdc


C:/Users/tsalaz25/ECE238L/Gates/Gates.srscs/constrs_1/new/Gates_constr.xdc

```
1 set_property IOSTANDARD LVCMOS33 [get_ports {G_out[7]}]
2 set_property IOSTANDARD LVCMOS33 [get_ports {G_out[6]}]
3 set_property IOSTANDARD LVCMOS33 [get_ports {G_out[5]}]
4 set_property IOSTANDARD LVCMOS33 [get_ports {G_out[4]}]
5 set_property IOSTANDARD LVCMOS33 [get_ports {G_out[3]}]
6 set_property IOSTANDARD LVCMOS33 [get_ports {G_out[2]}]
7 set_property IOSTANDARD LVCMOS33 [get_ports {G_out[1]}]
8 set_property IOSTANDARD LVCMOS33 [get_ports {G_out[0]}]
9 set_property IOSTANDARD LVCMOS33 [get_ports A]
10 set_property IOSTANDARD LVCMOS33 [get_ports B]
11 set_property PACKAGE_PIN J15 [get_ports A]
12 set_property PACKAGE_PIN L16 [get_ports B]
13 set_property PACKAGE_PIN H17 [get_ports {G_out[0]}]
14 set_property PACKAGE_PIN K15 [get_ports {G_out[1]}]
15 set_property PACKAGE_PIN J13 [get_ports {G_out[2]}]
16 set_property PACKAGE_PIN N14 [get_ports {G_out[3]}]
17 set_property PACKAGE_PIN J18 [get_ports {G_out[4]}]
18 set_property PACKAGE_PIN V17 [get_ports {G_out[5]}]
19 set_property PACKAGE_PIN U16 [get_ports {G_out[6]}]
20 set_property PACKAGE_PIN V16 [get_ports {G_out[7]}]
21
```

Gates Waveform




Gates Truth Table and Schematic




Multiplexer VHDL Source Code, Simulation Code and Constraints

```
Multiplexer.vhd
C:/Users/salaz25/ECE238L/Multiplexer/Multiplexer.srcs/sources_1/new/Multiplexer.vhd
6  -- Design Name:
7  -- Module Name: Multiplexer - Behavioral
8  -- Project Name:
9  -- Target Devices:
10 -- Tool Versions:
11 -- Description:
12
13 -- Dependencies:
14
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18
19
20
21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 --use IEEE.NUMERIC_STD.ALL;
28
29 -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 --library UNISIM;
32 --use UNISIM.VComponents.all;
33
34 entity Multiplexer is
35     Port ( Mux_in : in STD_LOGIC_VECTOR (7 downto 0);
36           Selector : in STD_LOGIC_VECTOR (2 downto 0);
37           Mux_out : out STD_LOGIC);
38 end Multiplexer;
39
40 architecture Behavioral of Multiplexer is
41
42 begin
43     Mux_out <= Mux_in (0) when selector = "000" else
44     Mux_in (1) when selector = "001" else
45     Mux_in (2) when selector = "010" else
46     Mux_in (3) when selector = "011" else
47     Mux_in (4) when selector = "100" else
48     Mux_in (5) when selector = "101" else
49     Mux_in (6) when selector = "110" else
50     Mux_in (7);
51 end Behavioral;
52
Multiplexer_tb.vhd
C:/Users/salaz25/ECE238L/Multiplexer/Multiplexer.srcs/sim_1/new/Multiplexer_tb.vhd
32 --use UNISIM.VComponents.all;
33
34 entity Multiplexer_tb is
35     -- Port ( );
36 end Multiplexer_tb;
37
38 architecture bench of Multiplexer_tb is
39     component Multiplexer
40     Port ( Mux_in : in STD_LOGIC_VECTOR (7 downto 0);
41           Selector : in STD_LOGIC_VECTOR (2 downto 0);
42           Mux_out : out STD_LOGIC);
43 end component;
44
45 signal Mux_in_tb : STD_LOGIC_VECTOR (7 downto 0);
46 signal Selector_tb : STD_LOGIC_VECTOR (2 downto 0);
47 signal Mux_out_tb : STD_LOGIC;
48
49 begin
50     uut : Multiplexer port map (
51         Mux_in => Mux_in_tb,
52         Selector => Selector_tb,
53         Mux_out => Mux_out_tb );
54
55 stimulus : process
56 begin
57     Selector_tb <= "000"; Mux_in_tb <= "00000000"; wait for 100ns;
58     Selector_tb <= "001"; Mux_in_tb <= "00000001"; wait for 100ns;
59     Selector_tb <= "010"; Mux_in_tb <= "00000000"; wait for 100ns;
60     Selector_tb <= "011"; Mux_in_tb <= "11110000"; wait for 100ns;
61     Selector_tb <= "100"; Mux_in_tb <= "00001111"; wait for 100ns;
62     Selector_tb <= "101"; Mux_in_tb <= "10101010"; wait for 100ns;
63     Selector_tb <= "110"; Mux_in_tb <= "01010101"; wait for 100ns;
64     Selector_tb <= "111"; Mux_in_tb <= "11111111"; wait for 100ns;
65 end process;
66 end bench;
67
68
69
70
71
72
73
74
75
76
77
78
Multiplexer_constr.xdc
C:/Users/salaz25/ECE238L/Multiplexer/Multiplexer.srcs/constrs_1/new/Multiplexer_
1 set_property IOSTANDARD LVCMOS33 [get_ports {Mux_in[7]}]
2 set_property IOSTANDARD LVCMOS33 [get_ports {Mux_in[6]}]
3 set_property IOSTANDARD LVCMOS33 [get_ports {Mux_in[5]}]
4 set_property IOSTANDARD LVCMOS33 [get_ports {Mux_in[4]}]
5 set_property IOSTANDARD LVCMOS33 [get_ports {Mux_in[3]}]
6 set_property IOSTANDARD LVCMOS33 [get_ports {Mux_in[2]}]
7 set_property IOSTANDARD LVCMOS33 [get_ports {Mux_in[1]}]
8 set_property IOSTANDARD LVCMOS33 [get_ports {Mux_in[0]}]
9 set_property IOSTANDARD LVCMOS33 [get_ports {Selector[2]}]
10 set_property IOSTANDARD LVCMOS33 [get_ports {Selector[1]}]
11 set_property IOSTANDARD LVCMOS33 [get_ports {Selector[0]}]
12 set_property IOSTANDARD LVCMOS33 [get_ports {Mux_out}]
13 set_property PACKAGE_PIN H17 [get_ports {Mux_out}]
14 set_property PACKAGE_PIN U12 [get_ports {Selector[0]}]
15 set_property PACKAGE_PIN U11 [get_ports {Selector[1]}]
16 set_property PACKAGE_PIN V10 [get_ports {Selector[2]}]
17 set_property PACKAGE_PIN J15 [get_ports {Mux_in[0]}]
18 set_property PACKAGE_PIN L16 [get_ports {Mux_in[1]}]
19 set_property PACKAGE_PIN M13 [get_ports {Mux_in[2]}]
20 set_property PACKAGE_PIN R15 [get_ports {Mux_in[3]}]
21 set_property PACKAGE_PIN R17 [get_ports {Mux_in[4]}]
22 set_property PACKAGE_PIN T18 [get_ports {Mux_in[5]}]
23 set_property PACKAGE_PIN U18 [get_ports {Mux_in[6]}]
24 set_property PACKAGE_PIN R13 [get_ports {Mux_in[7]}]
25
```

Multiplexer Waveform



Multiplexer Truth Table and Schematic



Display Decoder VHDL Source Code, Simulation Code and Constraints

DisplayDecoder.vhd

```
5 -- Revision:
6 -- Revision 0.01 - File Created
7 -- Additional Comments:
8 --
9
10
11
12 library IEEE;
13 use IEEE.STD_LOGIC_1164.ALL;
14
15 -- Uncomment the following library declaration if using
16 -- arithmetic functions with Signed or Unsigned values
17 --use IEEE.NUMERIC_STD.ALL;
18
19 -- Uncomment the following library declaration if instantiating
20 -- any Xilinx leaf cells in this code.
21 --library UNISIM;
22 --use UNISIM.VComponents.all;
23
24 entity DisplayDecoder is
25 Port ( Disp_in : in STD_LOGIC;
26 Cathode_7SD : out STD_LOGIC_VECTOR (7 downto 0);
27 Anode_7SD : out STD_LOGIC_VECTOR (7 downto 0));
28 end DisplayDecoder;
29
30 architecture Behavioral of DisplayDecoder is
31 begin
32 process (Disp_in)
33 begin
34 --If then to display 'L' = 1 or 'H' = 0
35 --depending on Disp_in
36 if Disp_in = '1'
37 then Cathode_7SD <= "10010001";
38 else
39 Cathode_7SD <= "11100011";
40 end if;
41 end process;
42 Anode_7SD <= "11111110";
43 end Behavioral;
```


DisplayDecoder_tb.vhd

```
20
21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 --use IEEE.NUMERIC_STD.ALL;
28
29 -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 --library UNISIM;
32 --use UNISIM.VComponents.all;
33
34 entity DisplayDecoder_tb is
35 Port ( );
36 end DisplayDecoder_tb;
37
38 architecture bench of DisplayDecoder_tb is
39 component DisplayDecoder
40 Port ( Disp_in : in STD_LOGIC;
41 Cathode_7SD : out STD_LOGIC_VECTOR (7 downto 0);
42 Anode_7SD : out STD_LOGIC_VECTOR (7 downto 0));
43 end component;
44
45 signal Disp_in_tb : STD_LOGIC;
46 signal Cathode_7SD_tb , Anode_7SD_tb : STD_LOGIC_VECTOR (7 downto 0)
47
48 begin
49 uut : DisplayDecoder port map (
50 Disp_in => Disp_in_tb,
51 Cathode_7SD => Cathode_7SD_tb,
52 Anode_7SD => Anode_7SD_tb);
53
54 stimulus : process
55 begin
56 Disp_in_tb <= '0' ; wait for 100 ns;
57 Disp_in_tb <= '1' ; wait for 100 ns;
58 wait;
59 end process;
60 end bench;
```


DisplayDecoder_constr.xdc

```
1 set_property IOSTANDARD LVCMOS33 [get_ports {Anode_7SD[7]}]
2 set_property IOSTANDARD LVCMOS33 [get_ports {Anode_7SD[6]}]
3 set_property IOSTANDARD LVCMOS33 [get_ports {Anode_7SD[5]}]
4 set_property IOSTANDARD LVCMOS33 [get_ports {Anode_7SD[4]}]
5 set_property IOSTANDARD LVCMOS33 [get_ports {Anode_7SD[3]}]
6 set_property IOSTANDARD LVCMOS33 [get_ports {Anode_7SD[2]}]
7 set_property IOSTANDARD LVCMOS33 [get_ports {Anode_7SD[1]}]
8 set_property IOSTANDARD LVCMOS33 [get_ports {Anode_7SD[0]}]
9 set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_7SD[7]}]
10 set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_7SD[6]}]
11 set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_7SD[5]}]
12 set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_7SD[4]}]
13 set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_7SD[3]}]
14 set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_7SD[2]}]
15 set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_7SD[1]}]
16 set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_7SD[0]}]
17 set_property IOSTANDARD LVCMOS33 [get_ports {Disp_in}]
18 set_property PACKAGE_PIN J15 [get_ports {Disp_in}]
19 set_property PACKAGE_PIN T10 [get_ports {Cathode_7SD[7]}]
20 set_property PACKAGE_PIN R10 [get_ports {Cathode_7SD[6]}]
21 set_property PACKAGE_PIN K16 [get_ports {Cathode_7SD[5]}]
22 set_property PACKAGE_PIN K13 [get_ports {Cathode_7SD[4]}]
23 set_property PACKAGE_PIN P15 [get_ports {Cathode_7SD[3]}]
24 set_property PACKAGE_PIN L11 [get_ports {Cathode_7SD[2]}]
25 set_property PACKAGE_PIN L18 [get_ports {Cathode_7SD[1]}]
26 set_property PACKAGE_PIN H15 [get_ports {Cathode_7SD[0]}]
27 set_property PACKAGE_PIN U13 [get_ports {Anode_7SD[7]}]
28 set_property PACKAGE_PIN K2 [get_ports {Anode_7SD[6]}]
29 set_property PACKAGE_PIN T14 [get_ports {Anode_7SD[5]}]
30 set_property PACKAGE_PIN P14 [get_ports {Anode_7SD[4]}]
31 set_property PACKAGE_PIN P14 [get_ports {Anode_7SD[3]}]
32 set_property PACKAGE_PIN T9 [get_ports {Anode_7SD[2]}]
33 set_property PACKAGE_PIN J18 [get_ports {Anode_7SD[1]}]
34 set_property PACKAGE_PIN J17 [get_ports {Anode_7SD[0]}]
35
```

Display Decoder Waveform



Display Decoder Truth Table and Schematic



Top Module VHDL Source Code, Simulation Code and Constraints

```
Lab3.vhd
C:/Users/salaz25/ECE238L/Lab3/Lab3.srcs/sources_1/new/Lab3.vhd

22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 --use IEEE.NUMERIC_STD.ALL;
28
29 -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 --library UNISIM;
32 --use UNISIM.VComponents.all;
33
34 entity Lab3 is
35     Port ( A, B : in STD_LOGIC;
36           Selector : in STD_LOGIC_VECTOR (2 downto 0);
37           Mux_out : out STD_LOGIC;
38           Cathode_7SD : out STD_LOGIC_VECTOR (7 downto 0);
39           Anode_7SD : out STD_LOGIC_VECTOR (7 downto 0));
40 end Lab3;
41
42 architecture Behavioral of Lab3 is
43     -- Component from Gates
44     component Gates
45         Port ( A, B : in STD_LOGIC;
46               G_out : out STD_LOGIC_VECTOR (7 downto 0));
47     end component;
48     signal G_out : STD_LOGIC_VECTOR (7 downto 0);
49     -- Component from Multiplexer
50     component Multiplexer
51         Port ( Mux_in : in STD_LOGIC_VECTOR (7 downto 0);
52               Selector : in STD_LOGIC_VECTOR (2 downto 0);
53               Mux_out : out STD_LOGIC);
54     end component;
55     signal Mux_in : STD_LOGIC_VECTOR (7 downto 0);
56     -- Component from Display Decoder
57     component DisplayDecoder
58         Port ( Disp_in : in STD_LOGIC;
59               Cathode_7SD : out STD_LOGIC_VECTOR (7 downto 0);
60               Anode_7SD : out STD_LOGIC_VECTOR (7 downto 0));
61     end component;
62     signal Mux : STD_LOGIC;
63
64 begin
65     lg : Gates port map (A => A, B => B, G_out => G_out);
66     muxx : Multiplexer port map (Selector => Selector,
67                                Mux_in => G_out,
68                                Mux_out => Mux);
69     disp : DisplayDecoder port map (Disp_in => Mux,
70                                    Cathode_7SD => Cathode_7SD,
71                                    Anode_7SD => Anode_7SD);
72     Mux_out <= Mux;
73 end Behavioral;
```



```
Lab3_tb.vhd
C:/Users/salaz25/ECE238L/Lab3/Lab3.srcs/sim_1/new/Lab3_tb.vhd

34 entity Lab3_tb is
35     -- Port ( );
36 end Lab3_tb;
37
38 architecture bench of Lab3_tb is
39     component Lab3
40         Port ( A, B : in STD_LOGIC;
41               Selector : in STD_LOGIC_VECTOR (2 downto 0);
42               Mux_out : out STD_LOGIC;
43               Cathode_7SD : out STD_LOGIC_VECTOR (7 downto 0);
44               Anode_7SD : out STD_LOGIC_VECTOR (7 downto 0));
45     end component;
46
47     signal A_tb, B_tb : STD_LOGIC;
48     signal Selector_tb : STD_LOGIC_VECTOR (2 downto 0);
49     signal Mux_out_tb : STD_LOGIC;
50     signal Cathode_7SD_tb : STD_LOGIC_VECTOR (7 downto 0);
51     signal Anode_7SD_tb : STD_LOGIC_VECTOR (7 downto 0);
52
53 begin
54     uut : Lab3 port map (A => A_tb,
55                          B => B_tb,
56                          Mux_out => Mux_out_tb,
57                          Selector => Selector_tb,
58                          Cathode_7SD => Cathode_7SD_tb,
59                          Anode_7SD => Anode_7SD_tb);
60
61     stimulus : process
62     begin
63         Selector_tb <= "000"; A_tb <= '0'; B_tb <= '0'; wait for 100 ns;
64         Selector_tb <= "001"; A_tb <= '0'; B_tb <= '0'; wait for 100 ns;
65         Selector_tb <= "010"; A_tb <= '0'; B_tb <= '0'; wait for 100 ns;
66         Selector_tb <= "011"; A_tb <= '0'; B_tb <= '0'; wait for 100 ns;
67         Selector_tb <= "100"; A_tb <= '0'; B_tb <= '0'; wait for 100 ns;
68         Selector_tb <= "101"; A_tb <= '0'; B_tb <= '0'; wait for 100 ns;
69         Selector_tb <= "110"; A_tb <= '0'; B_tb <= '0'; wait for 100 ns;
70         Selector_tb <= "111"; A_tb <= '0'; B_tb <= '0'; wait for 100 ns;
71
72         Selector_tb <= "000"; A_tb <= '0'; B_tb <= '1'; wait for 100 ns;
73         Selector_tb <= "001"; A_tb <= '0'; B_tb <= '1'; wait for 100 ns;
74         Selector_tb <= "010"; A_tb <= '0'; B_tb <= '1'; wait for 100 ns;
75         Selector_tb <= "011"; A_tb <= '0'; B_tb <= '1'; wait for 100 ns;
76         Selector_tb <= "100"; A_tb <= '0'; B_tb <= '1'; wait for 100 ns;
77         Selector_tb <= "101"; A_tb <= '0'; B_tb <= '1'; wait for 100 ns;
78         Selector_tb <= "110"; A_tb <= '0'; B_tb <= '1'; wait for 100 ns;
79         Selector_tb <= "111"; A_tb <= '0'; B_tb <= '1'; wait for 100 ns;
80
81         Selector_tb <= "000"; A_tb <= '1'; B_tb <= '0'; wait for 100 ns;
82         Selector_tb <= "001"; A_tb <= '1'; B_tb <= '0'; wait for 100 ns;
83         Selector_tb <= "010"; A_tb <= '1'; B_tb <= '0'; wait for 100 ns;
84         Selector_tb <= "011"; A_tb <= '1'; B_tb <= '0'; wait for 100 ns;
85         Selector_tb <= "100"; A_tb <= '1'; B_tb <= '0'; wait for 100 ns;
86         Selector_tb <= "101"; A_tb <= '1'; B_tb <= '0'; wait for 100 ns;
87         Selector_tb <= "110"; A_tb <= '1'; B_tb <= '0'; wait for 100 ns;
88         Selector_tb <= "111"; A_tb <= '1'; B_tb <= '0'; wait for 100 ns;
89
90         wait;
91     end process;
92 end bench;
```

```
Lab3_constr.xdc
C:/Users/salaz25/ECE238L/Lab3/Lab3.srcs/constrs_1/new/Lab3_constr.xdc

1 set_property IOSTANDARD LVCMOS33 [get_ports {Anode_7SD[7]}]
2 set_property IOSTANDARD LVCMOS33 [get_ports {Anode_7SD[6]}]
3 set_property IOSTANDARD LVCMOS33 [get_ports {Anode_7SD[5]}]
4 set_property IOSTANDARD LVCMOS33 [get_ports {Anode_7SD[4]}]
5 set_property IOSTANDARD LVCMOS33 [get_ports {Anode_7SD[3]}]
6 set_property IOSTANDARD LVCMOS33 [get_ports {Anode_7SD[2]}]
7 set_property IOSTANDARD LVCMOS33 [get_ports {Anode_7SD[1]}]
8 set_property IOSTANDARD LVCMOS33 [get_ports {Anode_7SD[0]}]
9 set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_7SD[7]}]
10 set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_7SD[6]}]
11 set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_7SD[5]}]
12 set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_7SD[4]}]
13 set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_7SD[3]}]
14 set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_7SD[2]}]
15 set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_7SD[1]}]
16 set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_7SD[0]}]
17 set_property IOSTANDARD LVCMOS33 [get_ports {Selector[2]}]
18 set_property IOSTANDARD LVCMOS33 [get_ports {Selector[1]}]
19 set_property IOSTANDARD LVCMOS33 [get_ports {Selector[0]}]
20 set_property PACKAGE_PIN J15 [get_ports A]
21 set_property PACKAGE_PIN L16 [get_ports B]
22 set_property PACKAGE_PIN K15 [get_ports Mux_out]
23 set_property PACKAGE_PIN U12 [get_ports {Selector[0]}]
24 set_property PACKAGE_PIN U11 [get_ports {Selector[1]}]
25 set_property PACKAGE_PIN V10 [get_ports {Selector[2]}]
26 set_property PACKAGE_PIN H15 [get_ports {Cathode_7SD[0]}]
27 set_property PACKAGE_PIN L18 [get_ports {Cathode_7SD[1]}]
28 set_property PACKAGE_PIN T11 [get_ports {Cathode_7SD[2]}]
29 set_property PACKAGE_PIN P15 [get_ports {Cathode_7SD[3]}]
30 set_property PACKAGE_PIN K13 [get_ports {Cathode_7SD[4]}]
31 set_property PACKAGE_PIN K16 [get_ports {Cathode_7SD[5]}]
32 set_property PACKAGE_PIN R10 [get_ports {Cathode_7SD[6]}]
33 set_property PACKAGE_PIN T10 [get_ports {Cathode_7SD[7]}]
34 set_property PACKAGE_PIN J17 [get_ports {Anode_7SD[0]}]
35 set_property PACKAGE_PIN J18 [get_ports {Anode_7SD[1]}]
36 set_property PACKAGE_PIN T9 [get_ports {Anode_7SD[2]}]
37 set_property PACKAGE_PIN J14 [get_ports {Anode_7SD[3]}]
38 set_property PACKAGE_PIN P14 [get_ports {Anode_7SD[4]}]
39 set_property PACKAGE_PIN T14 [get_ports {Anode_7SD[5]}]
40 set_property PACKAGE_PIN K2 [get_ports {Anode_7SD[6]}]
41 set_property PACKAGE_PIN U13 [get_ports {Anode_7SD[7]}]
42
```


Top Module Waveform, Truth Table and Schematic



Summary:

Lab 3 was like Lab 2 in the sense that we made multiple parts that were all implemented in a Top Module. I liked this Lab, but it was a bit tedious. Gates as used to implement Logic Gates (AND, OR, NOT, NOR, NAND, XOR and XNOR). The Multiplexer was next, out Inputs for the MUX came from the output of Gate, and Multiplexer output a single bit to represent a high or low signal. The last component was the Display Decoder. This was used to display the signal from the MUX as either H (high) or L (low). The Top Modules is where the entire project comes together. In this module we implemented the Gates, MUX and Display to make the ATRIX-7 machine functional for the desired outputs in the lab, which was dependent on the inputs for A and B and the input for the mux selector.

Problems:

There weren't any real problems, I think understanding the components and HOW they connect was one of my issues. But as the project came together it made more sense. So no real problems with VHDL, I think the syntax is becoming more normal at this point. The lab structure was my biggest problem.

Hints:

Make sure you know what is going on, there are a lot more variables in this lab, which can make it harder to keep track. In previous labs you could get away with naming the variables the same thing, not as easy in this lab.

Recommendations:

It's a good lab, I think the showing us the end goal more explicitly can help, I know we have the board demo video but in the moment, that made me more confused.