RTL Report

Testbench	Pass	(Pass/Failed)
Clock Cycle	12	(ns)
Total Time	2568	(ns)

Synthesis Report

Testbench	Pass		(Pass/Failed)
Clock Cycle		12	(ns)
Cell Area		152569.101180 um^2 (Please report Total cell area)	
Total Time		2568	(ns)
Area*Time ²	1.	.006135856300056*10^	12 (um^2*ns^2)

APR Report

Testbench	Pass		(Pass/Failed)
Clock Cycle		12	(ns)
Cell Area	184	184100.004 um^2 (Please report Total area of Core)	
Total Time		2568	(ns)
Area*Time ²	1.214	4070304778496*10^12	(um^2*ns^2)

How to report area in Design Vision?

→ report_area > autoseller_area.txt, find Total cell area.

How to report area in Innovus?

→ File > Report > Summary > choose Text only, file name: summaryReport.rpt>OK, find Total area of Core.

RTL Simulation Result (截圖)

Synthesis Simulation Result (截圖)

Synthesis Timing Report

```
Report : Liming path full 
                                                                                                                                               # A fanout number of 1000 was used for high fanout net computations.
                                                                                                                             Operating Conditions: slow Library: slow
Wire Load Model Mode: top
                                                                                                                                               Startpoint: H_reg[15][1]

(rising edge-triggered flip-flop clocked by clk)
Endpoint: queveyL_reg[5]

(rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
                                                                                                                                                                 Des/Clust/Port Wire Load Model Library
                                                                                                                                                                 SW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      tsmc13_w110
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            slow
Point

- Clock Claim (rises edge)
- Clock mithout delay (ideal)
- H_reg[15][1]/CC (FFFRQNS)
- H_reg[15][1]/CC (FFFRQNS)
- H_reg[15][1]/CC (FFFRQNS)
- USBS/Y (INVAI2)
- USBS/Y
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            Incr
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        1.00 of 1.00 o
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0.100 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 | 0.000 
                                                                                                           clock clk (rise edge)
clock network delay (ideal)
clock uncertainty
queryi_reg[5]/CK (DFFRX4)
library setup time
data required time
```

Synthesis Area Report


Synthesis Power Report

```
Report : power
             -analysis_effort low
Design : SW
Version: R-2020.09-SP5
Date : Thu Jun 9 14:17:51 2022
Library(s) Used:
       typical (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db)
Operating Conditions: slow Library: slow
Wire Load Model Mode: top
                  Wire Load Model
                                                                    Library
Design
               tsmc13_wl10 slow
Global Operating Voltage = 1.08
Power-specific unit information :
      Voltage Units = 1V
       Capacitance Units = 1.000000pf
       Time Units = 1ns
       Dynamic Power Units = 1mW (derived from V,C,T units)
       Leakage Power Units = 1pW
   Cell Internal Power = 4.2368 mW (87%)
   Net Switching Power = 620.1718 uW (13%)
Total Dynamic Power = 4.8570 mW (100%)
Cell Leakage Power = 31.9548 uW
Internal Switching Leakage Total
Power Group Power Power Power ( % ) Attrs

        io_pad
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        (0.00%)

        memory
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
 ______
                             4.2368 mW 0.6202 mW 3.1955e+07 pW 4.8890 mW
```

APR NanoRoute Innovus Result (截圖)



APR Simulation Result (截圖)

Report

(If you don't pass APR, the score will be determined by the completeness of the report below)