

# LMx24, LMx24x, LMx24xx, LM2902, LM2902x, LM2902xx, LM2902xxx Quadruple **Operational Amplifiers**

### 1 Features

- Next-generation LM324B and LM2902B
- B versions are drop-in replacements for all versions of LM224, LM324, and LM2902
- Improved specifications of B version
  - Supply range: 3V to 36V (B, BA versions)
  - Low input offset voltage: ±2mV (BA version) / 3mV (B version)
  - ESD rating: 2kV (HBM), 1.5kV (CDM)
  - EMI rejection: integrated RF and EMI filter
  - Low input bias current: 50nA maximum (across -40°C to 125°C)
- Common-mode input voltage range includes V-
- Input voltage differential can be driven up to supply
- For dual B versions, see LM358B and LM2904B

# 2 Applications

- Merchant network and server power supply units
- Multi-function printers
- Power supplies and mobile chargers
- Desktop PC and motherboard
- Indoor and outdoor air conditioners
- Washers, dryers, and refrigerators
- AC inverters, string inverters, central inverters, and voltage frequency drives
- Uninterruptible power supplies

# 3 Description

The LM324B and LM2902B devices are the next-generation versions of the industry-standard operational amplifiers (op amps) LM324 and LM2902, which include four high-voltage (36V) op amps. These devices provide outstanding value for cost-sensitive applications,

with features including low offset (600µV, typical), common-mode input range to ground, and high differential input voltage capability.

The LM324B and LM2902B are unity-gain stable and achieve a low offset voltage maximum of 3mV (2mV maximum for LM324BA and LM2902BA) and quiescent current of 240µA per amplifier (typical). High ESD (2kV HBM and 1.5kV CDM) and integrated EMI and RF filters enable the LM324B and LM2902B devices to be used in the most rugged, environmentally challenging applications.

The LM324B and LM2902B can drop-in replace all versions of the LM224, LM324, and LM2902 devices.

### Package Information

PACKAGE	PACKAGE SIZE(2)							
D (SOIC, 14)	8.65mm × 6mm							
PW (TSSOP, 14)	5mm × 6.4mm							
N (PDIP, 14)	19.3mm × 9.4mm							
NS (SOP, 14)	10.3mm × 7.8mm							
DB (SSOP, 14)	6.2mm × 7.8mm							
J (CDIP, 14)	19.56mm × 6.67mm							
W (CFP, 14)	9.21mm × 6.3mm							
FK (LCCC, 20)	8.89mm × 8.89mm							
RTE (WQFN, 16 <sup>(3)</sup> )	3mm × 3mm							
	D (SOIC, 14)  PW (TSSOP, 14)  N (PDIP, 14)  NS (SOP, 14)  DB (SSOP, 14)  J (CDIP, 14)  W (CFP, 14)  FK (LCCC, 20)							

- For more information, see Section 11.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- This package is preview only.

### **Family Comparison**

SPECIFICATION	LM324B LM324BA	LM2902B LM2902BA	LM324 LM324A	LM324K LM324KA	LM2902	LM2902K LM2902KV LM2902KAV	LM224 LM224A	LM224K LM224KA	LM124 LM124A	Units
Supply voltage	3 to 36	3 to 36	3 to 30	3 to 30	3 to 26	3 to 26 (K) 3 to 30 (KV, KAV)	3 to 30	3 to 30	3 to 30	V
Offset voltage (max, 25°C)	±3 ±2	±3 ±2	± 7 ± 3	± 7 ± 3	± 7	± 7 (K, KV) ± 2 (KAV)	± 5 ± 3	± 5 ± 3	± 5 ± 2	mV
Input bias current at 25 °C (typ / max)	10 / 35	10 / 35	20 / 250 15 / 100	20 / 250 15 / 100	20 / 250	20 / 250	20 / 150 15 / 80	20 / 150 15 / 80	20 / 150 - / 50	nA
ESD (HBM)	2000	2000	500	2000	500	2000	500	2000	500	٧
Operating ambient temperature	-40 to 85	-40 to 125	0 to 70	0 to 70	-40 to 125	-40 to 125	-25 to 85	-25 to 85	-55 to 125	°C



# **Table of Contents**

1 Features1	6 Parameter Measurement Information	<b>2</b> ′
2 Applications1	7 Detailed Description	2
3 Description1	7.1 Overview	2
4 Pin Configuration and Functions3	7.2 Functional Block Diagram	
5 Specifications 5	7.3 Feature Description	23
5.1 Absolute Maximum Ratings5	7.4 Device Functional Modes	23
5.2 ESD Ratings5	8 Application and Implementation	24
5.3 Recommended Operating Conditions5	8.1 Application Information	24
5.4 Thermal Information6	8.2 Typical Application	24
5.5 Electrical Characteristics - LM324B and LM324BA7	8.3 Power Supply Recommendations	2
5.6 Electrical Characteristics - LM2902B and	8.4 Layout	2
LM2902BA9	9 Device and Documentation Support	2
5.7 Electrical Characteristics for LM324, LM324K,	9.1 Receiving Notification of Documentation Updates.	2
LM224, LM224K, and LM12411	9.2 Support Resources	2
5.8 Electrical Characteristics for LM2902, LM2902K,	9.3 Trademarks	2
LM2902KV and LM2902KAV12	9.4 Electrostatic Discharge Caution	2
5.9 Electrical Characteristics for LM324A,	9.5 Glossary	
LM324KA, LM224A, LM224KA, and LM124A13	10 Revision History	2
5.10 Operating Conditions13	11 Mechanical, Packaging, and Orderable	
5.11 Typical Characteristics14	Information	
5.12 Typical Characteristics: All Devices Except B	11.1 Package Option Addendum	29
and BA Versions20	11.2 Tape and Reel Information	30



# 4 Pin Configuration and Functions




Figure 4-1. D, DB, J, N, NS, PW, and W Packages, 14-Pin SOIC, SSOP, CDIP, PDIP, SO, TSSOP, and CFP (Top View)





Figure 4-2. FK Package, 20-Pin LCCC (Top View)



NOTE: RTE package is preview only

Figure 4-3. RTE Package, 16-Pin WQFN (Top View)

Table 4-1. Pin Functions

		PIN			
NAME	LCCC	SOIC, TSSOP, PDIP, SSOP, SO, CDIP, and CFP	WQFN	TYPE <sup>(1)</sup>	DESCRIPTION
1IN-	3	2	16	I	Negative input
1IN+	4	3	1	I	Positive input
10UT	2	1	15	0	Output
2IN-	9	6	5	I	Negative input
2IN+	8	5	4	I	Positive input



# **Table 4-1. Pin Functions (continued)**

		PIN			
NAME	LCCC	SOIC, TSSOP, PDIP, SSOP, SO, CDIP, and CFP	WQFN	TYPE <sup>(1)</sup>	DESCRIPTION
2OUT	10	7	6	0	Output
3IN-	13	9	8	I	Negative input
3IN+	14	10	9	I	Positive input
3OUT	12	8	7	0	Output
4IN-	19	13	13	I	Negative input
4IN+	18	12	12	I	Positive input
4OUT	20	14	14	0	Output
V <sub>CC</sub> -	16	11	11	_	Negative (lowest) supply or ground (for single-supply operation)
NC	1, 5, 7, 11, 15, 17	_	3, 10	_	Do not connect
V <sub>CC+</sub>	6	4	2	_	Positive (highest) supply

<sup>(1)</sup> I = input, O = output



# 5 Specifications

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	<u> </u>		LM324BA, LM2902BA	LM2	2902	LM324xx, LM224xx, LM2902xxx, LM124x		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
Supply voltage, V <sub>CC</sub> <sup>(2)</sup>			40		26		32	V
Differential input voltage, V <sub>ID</sub> <sup>(3)</sup>	oifferential input voltage, V <sub>ID</sub> <sup>(3)</sup>		±40		±26		±32	V
Input voltage, V <sub>I</sub> (either input)		-0.3	40	-0.3	26	-0.3	32	V
	Duration of output short circuit (one amplifier) to ground at (or below) $T_A = 25^{\circ}C$ , $V_{CC} \le 15 V^{(4)}$		Unlimited		Unlimited		Unlimited	
Operating virtual junction temperatu	re, T <sub>J</sub>		150		150		150	°C
Case temperature for 60 seconds	FK package						260	°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	J or W package				300		300	°C
Storage temperature, T <sub>stg</sub>		-65	150	-65	150	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values (except differential voltages and V<sub>CC</sub> specified for the measurement of I<sub>OS</sub>) are with respect to the network GND.
- (3) Differential voltages are at IN+, with respect to IN-.
- (4) Short circuits from outputs to VCC can cause excessive heating and eventual destruction.

# 5.2 ESD Ratings

UNIT
V
V
V
٧

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		LM324B, LM LM2902B, LN		LM29	02	LM324xx, LM LM2902xxx,	· · · · · · · · · · · · · · · · · · ·	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>CC</sub> Supply voltage		3	36	3	26	3	30	V
V <sub>CM</sub> Common-mode v	oltage	0	V <sub>CC</sub> – 2	0	V <sub>CC</sub> – 2	0	V <sub>CC</sub> – 2	V
	LM124x					<b>–</b> 55	125	
T <sub>A</sub> Operating free air	LM2902xxx, LM2902Bx	-40	125	-40	125			
temperature	LM324Bx	-40	85					°C
	LM224xx					-25	85	
	LM324xx					0	70	

### **5.4 Thermal Information**

				LMx24	I, LM2902				LMx24		
THERI	MAL METRIC <sup>(1)</sup>	D (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	RTE (WQFN)	FK (LCCC)	J (CDIP)	W (CFP)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	16 PINS	20 PINS	14 PINS	14 PINS	
R <sub>0JA</sub> (2) (3)	Junction-to- ambient thermal resistance	99.3	106.5	83.5	90.4	124.7	64.9	74.5	84.7	153.4	°C/W
R <sub>0</sub> JC(top) (4)	Junction-to-case (top) thermal resistance	60.4	55.5	62.0	48.0	57.9	68.8	49.9	37.5	72.7	°C/W
R <sub>0JB</sub>		57.5	56.8	57.7	49.2	80.7	40.2	49.0	72.2	146.5	
ΨЈТ		19.8	18.2	40.5	14.4	8.4	4.9	42.9	31.0	48.3	
ΨЈВ		57.0	55.8	57.1	48.8	79.8	40.0	48.9	67.3	129.2	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_	_	_	_	_	23.6	7.3	18.8	10.1	°C/W

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.
- (2) Short circuits from outputs to VCC can cause excessive heating and eventual destruction.
- (3) Maximum power dissipation is a function of  $T_{J(max)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_{J(max)} T_A)/R_{\theta JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
- (4) Maximum power dissipation is a function of  $T_{J(max)}$ ,  $R_{\theta JA}$ , and  $T_C$ . The maximum allowable power dissipation at any allowable case temperature is  $P_D = (T_{J(max)} T_C)/R_{\theta JC}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
- (5) This package is preview only.

### www.ti.com

# 5.5 Electrical Characteristics - LM324B and LM324BA

For  $V_S$  = (V+) – (V–) = 5 V to 36 V (±2.5 V to ±18 V), at  $T_A$  = 25°C,  $V_{CM}$  =  $V_{OUT}$  =  $V_S$  / 2, and  $R_L$  = 10 k $\Omega$  connected to  $V_S$  / 2 (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OFFSET VO	DLTAGE							
						±0.6	±3.0	
		LM324B		T <sub>A</sub> = -40°C to 85°C			±4.0	
Vos	Input offset voltage			1 <sub>A</sub> 40 0 to 00 0		±0.3	±2	mV
		LM324BA		T <sub>A</sub> = -40°C to 85°C		10.5	2.5	
dV /dT	Input offset voltage drift	P -00				±7	2.5	11/1°C
dV <sub>OS</sub> /dT	Input offset voltage drift	R <sub>S</sub> = 0 Ω		T <sub>A</sub> = -40°C to 85°C		±1		μV/°C
PSRR	Input offset voltage versus power supply				65	100		dB
	Channel separation	f = 1 kHz to 20 kHz				120		dB
INPUT VOL	TAGE RANGE				-			
	Common-mode voltage	V <sub>S</sub> = 3 V to 36 V			V-		(V+) - 1.5	
V <sub>CM</sub>	range	V <sub>S</sub> = 5 V to 36 V		T <sub>A</sub> = -40°C to 85°C	V-		(V+) – 2	V
	0	$(V-) \le V_{CM} \le (V+) - 1.5 \text{ V}$	V <sub>S</sub> = 3 V to 36 V	1 <sub>A</sub> 10 0 10 00 0	70	80	(**) 2	
CMRR	Common-mode rejection ratio	$(V-) \le V_{CM} \le (V+) - 2V$	V <sub>S</sub> = 5 V to 36 V	T <sub>A</sub> = -40°C to 85°C	65	80		dB
INDIIT BIAS	CURRENT	(v-) = v <sub>CM</sub> = (v·) - 2 v	VS - 3 V 10 30 V	1A - 40 0 to 03 0				
INFUI BIAS	CORRENT					10	25	
l <sub>B</sub>	Input bias current			T 4000 to 0500		-10	-35	nA
				T <sub>A</sub> = -40°C to 85°C			-60	
dl <sub>OS</sub> /dT	Input offset current drift			T <sub>A</sub> = -40°C to 85°C		10		pA/°C
Ios	Input offset current					±0.5	±4	nA
	<u>'</u>			T <sub>A</sub> = -40°C to 85°C			±5	
dl <sub>OS</sub> /dT	Input offset current drift			$T_A = -40$ °C to 85°C		10		pA/°C
NOISE								
E <sub>N</sub>	Input voltage noise	f = 0.1 to 10 Hz				3		$\mu V_{PP}$
e <sub>N</sub>	Input voltage noise density	$R_S = 100 \Omega$ , $V_I = 0 V$ , $f = 1 kHz$	(see Figure 7-2 for test	circuit)		35		nV/√ <del>Hz</del>
INPUT CAP	ACITANCE							
Z <sub>ID</sub>	Differential					10    0.1		MΩ    pF
Z <sub>ICM</sub>	Common-mode				1	4    1.5		GΩ    pF
OPEN-LOO	P GAIN							
		V <sub>S</sub> = 15 V, V <sub>O</sub> = 1 V to 11 V, R <sub>L</sub>	> 10 kO connected to		50	100		
A <sub>OL</sub>	Open-loop voltage gain	(V-)	_ = 10 K22, connected to	T <sub>A</sub> = -40°C to 85°C	25			V/mV
FREQUENC	CY RESPONSE							
GBW	Gain-bandwidth product	$R_L = 1 M\Omega$ , $C_L = 20 pF$ (see Fi	gure 7-1 for test circuit)			1.2		MHz
SR	Slew rate	$R_L = 1 \text{ M}\Omega$ , $C_L = 30 \text{ pF}$ , $V_I = \pm 1 \text{ M}\Omega$		est circuit)		0.5		V/µs
Θ <sub>m</sub>	Phase margin	$G = + 1$ , $R_L = 10k\Omega$ , $C_L = 20 pl$		oot on outly		56		0
	Settling time	To 0.1%, $V_S = 5 \text{ V}$ , 2-V Step , (				4		LIE
ts			3 - 11, OL - 100 pi			10		μs
	Overload recovery time	V <sub>IN</sub> × gain > V <sub>S</sub>		0101 150 1 504 00		10		μs
THD+N	Total harmonic distortion + noise	G = + 1, f = 1 kHz, V <sub>O</sub> = 3.53 V kHz	$V_{RMS}$ , $V_{S} = 36 \text{ V}$ , $R_{L} = 100$	0 KΩ, I <sub>OUT</sub> ≤ 50 μA, BW = 80		0.001%		
OUTPUT								
V <sub>o</sub>				Ι <sub>ΟUT</sub> = -50 μΑ		1.35	1.5	V
V <sub>O</sub>	$\dashv$	Positive Rail (V+)		I <sub>OUT</sub> = -1 mA		1.4	1.6	
V <sub>O</sub>	$\dashv$	. 55/11/6 ( ( ) )		I <sub>OUT</sub> = -5 mA		1.5	1.75	V
	Voltage output swing from		I					
V <sub>O</sub>	rail			Ι <sub>ΟUT</sub> = 50 μΑ		100	150	mV
Vo		Negative Rail (V-)	V 5 V 5 V 10 L 0	I <sub>OUT</sub> = 1 mA		0.75	1	V
Vo			$V_S$ = 5 V, RL ≤ 10 kΩ connected to (V–)	$T_A = -40$ °C to 85°C		5	20	mV
			(- /		-20(1)	-30		mA
		V <sub>S</sub> = 15 V; V <sub>O</sub> = V-; V <sub>ID</sub> = 1 V	Source	T <sub>A</sub> = -40°C to 85°C	-10 <sup>(1)</sup>			mA
l_	Output ourropt		1A 40 0 10 00 0	10(1)	20			
l <sub>o</sub>	Output current $V_S = 15 \text{ V}; V_O = V+; V_{ID} = -1$ Sink	Sink	T 4000 to 0500	5 <sup>(1)</sup>	20		mA	
				T <sub>A</sub> = -40°C to 85°C	<del>-</del>			mA_
		V <sub>ID</sub> = -1 V; V <sub>O</sub> = (V-) + 200 mV			50	85		μA
I <sub>SC</sub>	Short-circuit current	V <sub>S</sub> = 20 V, (V+) = 10 V, (V-) = -	10 V, V <sub>O</sub> = 0 V			±40	±60	mA
C <sub>LOAD</sub>	Capacitive load drive					100		pF

SLOS066AD - SEPTEMBER 1975 - REVISED OCTOBER 2024



# 5.5 Electrical Characteristics - LM324B and LM324BA (continued)

For  $V_S$  = (V+) – (V–) = 5 V to 36 V (±2.5 V to ±18 V), at  $T_A$  = 25°C,  $V_{CM}$  =  $V_{OUT}$  =  $V_S$  / 2, and  $R_L$  = 10 k $\Omega$  connected to  $V_S$  / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
R <sub>O</sub>	Open-loop output impedance	f = 1 MHz, I <sub>O</sub> = 0 A			300		Ω
POWER SUF	PPLY						
	Quiescent current per	V <sub>S</sub> = 5 V; I <sub>O</sub> = 0 A	T <sub>A</sub> = -40°C to 85°C		240	300	μA
amplifier	V <sub>S</sub> = 36 V; I <sub>O</sub> = 0 A	T <sub>A</sub> = -40°C to 85°C		350	750	μA	

(1) Specified by design and characterization only.

### www.ti.com

# 5.6 Electrical Characteristics - LM2902B and LM2902BA

For  $V_S$  = (V+) – (V–) = 5 V to 36 V (±2.5 V to ±18 V), at  $T_A$  = 25°C,  $V_{CM}$  =  $V_{OUT}$  =  $V_S$  / 2, and  $R_L$  = 10 k $\Omega$  connected to  $V_S$  / 2

`	otherwise noted)		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OFFSET VO			TEST CONDITIONS		IVIIIX	1115	WAX	ONII
OFFSET VO	JLIAGE						.00	
		LM2902B				±0.6	±3.0	
V <sub>os</sub>	Input offset voltage			T <sub>A</sub> = -40°C to 125°C			±4.0	mV
00		LM2902BA				±0.3	±2	
				T <sub>A</sub> = -40°C to 125°C			2.5	
dV <sub>OS</sub> /dT	Input offset voltage drift	R <sub>S</sub> = 0 Ω		T <sub>A</sub> = -40°C to 125°C		±7		μV/°C
PSRR	Input offset voltage versus				65	100		dB
FORIX	power supply					100		ub
	Channel separation	f = 1 kHz to 20 kHz				120		dB
INPUT VOL	TAGE RANGE							
.,	Common-mode voltage	V <sub>S</sub> = 3 V to 36 V			V-		(V+) - 1.5	V
V <sub>CM</sub>	range	V <sub>S</sub> = 5 V to 36 V		T <sub>A</sub> = -40°C to 125°C	V-		(V+) - 2	V
	Common-mode rejection	$(V-) \le V_{CM} \le (V+) - 1.5 \text{ V}$	V <sub>S</sub> = 3 V to 36 V		70	80		
CMRR	ratio	$(V-) \le V_{CM} \le (V+) - 2 V$	V <sub>S</sub> = 5 V to 36 V	T <sub>A</sub> = -40°C to 125°C	65	80		dB
INPUT BIAS	CURRENT	( ) GW ( )	0 1 11	A				
THE OT BIA						-10	-35	-
В	Input bias current			T = 40°C to 405°C		-10		nA
				T <sub>A</sub> = -40°C to 125°C			-60	• ***
dl <sub>OS</sub> /dT	Input offset current drift			T <sub>A</sub> = -40°C to 125°C		10		pA/°C
los	Input offset current					±0.5	±4	nA
-03				T <sub>A</sub> = -40°C to 125°C			±5	
dl <sub>OS</sub> /dT	Input offset current drift			T <sub>A</sub> = -40°C to 125°C		10		pA/°C
NOISE	-							
E <sub>N</sub>	Input voltage noise	f = 0.1 to 10 Hz				3		$\mu V_{PP}$
e <sub>N</sub>	Input voltage noise density	R <sub>S</sub> = 100 Ω, V <sub>I</sub> = 0 V, f = 1 kHz	(see Figure 7-2 for test	circuit)		35		nV/√Hz
	PACITANCE	0 / 1 - /	· •	,				
Z <sub>ID</sub>	Differential					10    0.1		MΩ    pl
Z <sub>ICM</sub>	Common-mode					4    1.5		GΩ    pl
OPEN-LOO	P GAIN							
A <sub>OL</sub>	Open-loop voltage gain	$V_S = 15 \text{ V}, V_O = 1 \text{ V to } 11 \text{ V}, R_L$	≥ 10 kΩ, connected to		50	100		V/mV
OL		(V-)		T <sub>A</sub> = -40°C to 125°C	25			
FREQUENC	CY RESPONSE							
GBW	Gain-bandwidth product	$R_L = 1 M\Omega$ , $C_L = 20 pF$ (see Fi	gure 7-1 for test circuit)			1.2		MHz
SR	Slew rate	$R_L = 1 M\Omega, C_L = 30 pF, V_I = \pm 1$	0 V (see Figure 7-1 for t	est circuit)		0.5		V/µs
Θ <sub>m</sub>	Phase margin	G = + 1, R <sub>L</sub> = 10kΩ, C <sub>L</sub> = 20 pl	=			56		0
t <sub>S</sub>	Settling time	To 0.1%, V <sub>S</sub> = 5 V, 2-V Step , 0	G = +1, C <sub>I</sub> = 100 pF			4		μs
	Overload recovery time	V <sub>IN</sub> × gain > V <sub>S</sub>	, , , , , , , , , , , , , , , , , , , ,			10		μs
	Total harmonic distortion +	G = + 1, f = 1 kHz, V <sub>O</sub> = 3.53 V	/ \/_ = 36\/ D. = 100	) kO 1 < 50 uA BW = 80				μ-0
THD+N	noise	kHz	RMS, VS = 30V, INL = 100	λ κι2, 1 <sub>00</sub> Τ = 30 μΑ, Δ ν = 00		0.001%		
OUTPUT	1	1			,			
V <sub>o</sub>				I <sub>OUT</sub> = -50 μA		1.35	1.5	V
V <sub>O</sub>	+	Positive Rail (V+)		I <sub>OUT</sub> = -1 mA		1.4	1.6	
	$\dashv$	T Solite Itali (VT)					1.75	
V <sub>O</sub>	Voltage output swing from		I	I <sub>OUT</sub> = -5 mA		1.5		
Vo	rail			Ι <sub>ΟUT</sub> = 50 μΑ		100	150	mV
Vo	_	Negative Rail (V-)		I <sub>OUT</sub> = 1 mA		0.75	1	V
Vo			$V_S$ = 5 V, RL ≤ 10 kΩ connected to (V–)	T <sub>A</sub> = -40°C to 125°C		5	20	mV
		V 45V/V V V V	0		-20(1)	-30		mA
		V <sub>S</sub> = 15 V; V <sub>O</sub> = V-; V <sub>ID</sub> = 1 V	Source	T <sub>A</sub> = -40°C to 125°C	-10 <sup>(1)</sup>			mA
lo	Output current			10(1)	20		mA	
	- 3.00.00.00.00.00.00.00.00.00.00.00.00.00	$V_S = 15 \text{ V}; V_O = V+; V_{ID} = -1 \text{ V}$	Sink	T <sub>A</sub> = -40°C to 125°C	5 <sup>(1)</sup>			mA
		V = 43/43/ 0/3 : 200 : :	1	1A40 C 10 120 C		25		
	<u> </u>	V <sub>ID</sub> = -1 V; V <sub>O</sub> = (V-) + 200 mV			50	85		μA
I <sub>sc</sub>	Short-circuit current	V <sub>S</sub> = 20 V, (V+) = 10 V, (V-) = -	10 V, V <sub>O</sub> = 0 V			±40	±60	mA
						100		

# 5.6 Electrical Characteristics - LM2902B and LM2902BA (continued)

For  $V_S$  = (V+) – (V–) = 5 V to 36 V (±2.5 V to ±18 V), at  $T_A$  = 25°C,  $V_{CM}$  =  $V_{OUT}$  =  $V_S$  / 2, and  $R_L$  = 10 k $\Omega$  connected to  $V_S$  / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
R <sub>O</sub>	Open-loop output impedance	f = 1 MHz, I <sub>O</sub> = 0 A			300		Ω
POWER SUP	PLY						
	Quiescent current per	V <sub>S</sub> = 5 V; I <sub>O</sub> = 0 A	T <sub>A</sub> = -40°C to 125°C		240	300	μA
IQ	amplifier	V <sub>S</sub> = 36 V; I <sub>O</sub> = 0 A	T <sub>A</sub> = -40°C to 125°C			750	μΑ

(1) Specified by design and characterization only.

SLOS066AD - SEPTEMBER 1975 - REVISED OCTOBER 2024

# 5.7 Electrical Characteristics for LM324, LM324K, LM224, LM224K, and LM124

at specified free-air temperature,  $V_{CC}$  = 5 V (unless otherwise noted)

	DADAMETED	TEST SON	IDITIONS <sup>(1)</sup>	T <sub>A</sub> <sup>(2)</sup>	LM124, L	M224, LM2	24K	LM32	4, LM324K		UNIT
	PARAMETER	TEST CON	IDITIONS(*)	I A (=)	MIN	TYP <sup>(3)</sup>	MAX	MIN	TYP <sup>(3)</sup>	MAX	UNII
V <sub>IO</sub>	Input offset voltage	V <sub>CC</sub> = 5 V to MAX	K, V <sub>IC</sub> = V <sub>ICR</sub> min,	25°C		3	5		3	7	mV
VIO	input onset voltage	V <sub>O</sub> = 1.4 V		Full range			7			9	IIIV
	Input offset current	V <sub>O</sub> = 1.4 V		25°C		2	30		2	50	nA
I <sub>IO</sub>	input onset current	V <sub>0</sub> = 1.4 V		Full range			100			150	11/4
I	Input bias current	V <sub>O</sub> = 1.4 V		25°C		-20	-150		-20	-250	nA
I <sub>IB</sub>	input bias current	V <sub>0</sub> = 1.4 V		Full range			-300			-500	IIA
V <sub>ICR</sub>	Common-mode input voltage range	V = 5 V to MAX	/ <sub>CC</sub> = 5 V to MAX		0 to V <sub>CC</sub> – 1.5			0 to V <sub>CC</sub> – 1.5			<b>V</b>
VICR	Common-mode input voltage range	VCC = 3 V 10 10175	-		0 to V <sub>CC</sub> – 2			0 to V <sub>CC</sub> – 2			v
		$R_L = 2 k\Omega$	-		V <sub>CC</sub> - 1.5			V <sub>CC</sub> – 1.5			
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MAX	$R_L = 2 k\Omega$	Full range	26			26			V
		VCC - IVIAOX	R <sub>L</sub> ≥ 10 kΩ	Full range	27	28		27	28		
V <sub>OL</sub>	Low-level output voltage	R <sub>L</sub> ≤ 10 kΩ		Full range		5	20		5	20	mV
A <sub>VD</sub>	Large-signal differential voltage	V <sub>CC+</sub> = 15 V, V <sub>O</sub> =	= 1 V to 11 V,	25°C	50	100		25	100		V/mV
, , , ,	amplification	R <sub>L</sub> ≥ 2 kΩ		Full range	25			15			7,111
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min$		25°C	70	80		65	80		dB
k <sub>SVR</sub>	Supply-voltage rejection ratio $(\Delta V_{CC}/\Delta VIO)$			25°C	65	100		65	100		dB
V <sub>O1</sub> / V <sub>O2</sub>	Crosstalk attenuation	f = 1 kHz to 20 kH	łz	25°C		120			120		dB
		V <sub>CC</sub> = 15 V,		25°C	-20	-30	-60	-20	-30	-60	
		$V_{ID} = 1 V$ , $V_{O} = 0$	Source	Full range	-10			-10			
Io	Output current	V <sub>CC</sub> = 15 V,		25°C	10	20		10	20		mA
		$V_{ID} = -1 \text{ V},$ $V_{O} = 15 \text{ V}$	Sink	Full range	5			5			
		$V_{ID} = -1 \text{ V}, V_{O} = 2$	200 mV	25°C	12	30		12	30		μΑ
Ios	Short-circuit output current	$V_{CC}$ at 5 V, $V_{O}$ = 0 $V_{CC}$ at -5 V	0,	25°C		±40	±60		±40	±60	mA
		V <sub>O</sub> = 2.5 V, no loa	ad	Full range		0.7	1.2		0.7	1.2	
Icc	Supply current (four amplifiers)	V <sub>CC</sub> = MAX, V <sub>O</sub> = no load	0.5 V <sub>CC</sub> ,	Full range		1.4	3		1.4	3	mA

<sup>(1)</sup> All characteristics are measured under open-loop conditions, with zero common-mode input voltage, unless otherwise specified. MAX V<sub>CC</sub> for testing purposes is 26 V for LM2902 and 30 V for the others.

<sup>(2)</sup> Full range is -55°C to +125°C for LM124, -25°C to +85°C for LM224, and 0°C to 70°C for LM324.

<sup>(3)</sup> All typical values are at  $T_A = 25$ °C.



# 5.8 Electrical Characteristics for LM2902, LM2902K, LM2902KV and LM2902KAV

at specified free-air temperature,  $V_{CC}$  = 5 V (unless otherwise noted)

			(1)	- (2)	LM290	2, LM2902F		LM2902K	V, LM2902K	AV		
	PARAMETER	TEST COND	HONS	T <sub>A</sub> <sup>(2)</sup>	MIN	TYP <sup>(3)</sup>	MAX	MIN	TYP <sup>(3)</sup>	MAX	UNIT	
			Non-A-suffix	25°C		3	7		3	7		
V	lament offent voltage	$V_{CC} = 5 \text{ V to MAX},$	devices	Full range			10			10	\/	
V <sub>IO</sub>	Input offset voltage	$V_{IC} = V_{ICR}min,$ $V_{O} = 1.4 \text{ V}$	A-suffix	25°C					1	2	mV	
			devices	Full range						4		
ΔV <sub>IO</sub> /ΔΤ	Input offset voltage temperature drift	R <sub>S</sub> = 0 Ω		Full range					7		μV/°C	
	Input offset current	V <sub>O</sub> = 1.4 V		25°C		2	50		2	50	^	
I <sub>IO</sub>	input onset current	V <sub>O</sub> = 1.4 V		Full range			300			150	nA	
ΔΙ <sub>ΙΟ</sub> /ΔΤ	Input offset voltage temperature drift			Full range					10		pA/°C	
	In	V 44V		25°C		-20	-250		-20	-250	4	
I <sub>IB</sub>	Input bias current	V <sub>O</sub> = 1.4 V	VO - 1.4 V				-500			-500	nA	
	Common mode input valters repre-	V - 5 V to MAY	/ = 5 \/ to MAY		0 to V <sub>CC</sub> – 1.5			0 to V <sub>CC</sub> – 1.5			V	
V <sub>ICR</sub> Common-mode input voltage range		V <sub>CC</sub> = 5 V to MAX		Full range	0 to V <sub>CC</sub> - 2			0 to V <sub>CC</sub> – 2			· ·	
		R <sub>L</sub> = 10 kΩ		25°C	V <sub>CC</sub> - 1.5			V <sub>CC</sub> – 1.5				
$V_{OH}$	High-level output voltage	Vcc = MAX	$R_L = 2 k\Omega$	Full range	22			26			V	
		V <sub>CC</sub> = MAX	R <sub>L</sub> ≥ 10 kΩ	Full range	23	24		27				
V <sub>OL</sub>	Low-level output voltage	R <sub>L</sub> ≤ 10 kΩ		Full range		5	20		5	20	mV	
	Large-signal differential voltage	V <sub>CC</sub> = 15 V,		25°C	25	100		25	100			
A <sub>VD</sub>	amplification	$V_O = 1 \text{ V to } 11 \text{ V},$ $R_L \ge 2 \text{ k}\Omega$		Full range	15			15			V/mV	
CMRR	Common-mode rejection ratio	V <sub>IC</sub> = V <sub>ICR</sub> min		25°C	50	80		60	80		dB	
k <sub>SVR</sub>	Supply-voltage rejection ratio $(\Delta V_{CC} / \Delta VIO)$			25°C	50	100		60	100		dB	
V <sub>O1</sub> / V <sub>O2</sub>	Crosstalk attenuation	f = 1 kHz to 20 kHz		25°C		120			120		dB	
		V <sub>CC</sub> = 15 V,	_	25°C	-20	-30	-60	-20	-30	-60		
		$V_{ID} = 1 V,$ $V_{O} = 0$	Source	Full range	-10			-10				
Io	Output current	V <sub>CC</sub> = 15 V,		25°C	10	20		10	20		mA	
		$V_{ID} = -1 \text{ V},$ $V_{O} = 15 \text{ V}$	Sink	Full range	5			5				
		V <sub>ID</sub> = -1 V, V <sub>O</sub> = 20	0 mV	25°C		30		12	40		μA	
I <sub>OS</sub>	Short-circuit output current	V <sub>CC</sub> at 5 V, V <sub>O</sub> = 0,	V <sub>CC-</sub> at –5 V	25°C		±40	±60		±40	±60	mA	
		V <sub>O</sub> = 2.5 V, no load		Full range		0.7	1.2	,	0.7	1.2		
I <sub>CC</sub>	Supply current (four amplifiers)	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0 no load	$V_{CC} = MAX, V_{O} = 0.5 V_{CC},$			1.4	3		1.4	3	mA	

<sup>(1)</sup> All characteristics are measured under open-loop conditions, with zero common-mode input voltage, unless otherwise specified. MAX V<sub>CC</sub> for testing purposes is 26 V for LM2902 and 32 V for LM2902V.

<sup>(2)</sup> Full range is -40°C to +125°C for LM2902.

<sup>(3)</sup> All typical values are at  $T_A = 25$ °C.

# 5.9 Electrical Characteristics for LM324A, LM324KA, LM224KA, LM224KA, and LM124A

at specified free-air temperature,  $V_{CC}$  = 5 V (unless otherwise noted)

	DAMETER.				L	M124A	,	LM22	24A, LM224	IKA	LM324A	, LM324K	(A	LINUT
PA	RAMETER	TEST CON	DITIONS	T <sub>A</sub> <sup>(2)</sup>	MIN	TYP <sup>(3)</sup>	MAX	MIN	TYP <sup>(3)</sup>	MAX	MIN	TYP(3)	MAX	UNIT
.,	Input offset	V <sub>CC</sub> = 5 V to 3		25°C			2		2	3		2	3	.,
V <sub>IO</sub>	voltage	$V_{IC} = V_{ICR}min$ $V_{O} = 1.4 V$	,	Full range			4			4			5	mV
	Input offset	V <sub>O</sub> = 1.4 V		25°C			10		2	15		2	30	^
I <sub>IO</sub>	current	V <sub>O</sub> = 1.4 V		Full range			30			30			75	nA
l	Input bias	V 1 4 V		25°C			-50		-15	-80		-15	-100	nA
I <sub>IB</sub>	current	V <sub>O</sub> = 1.4 V		Full range			-100			-100			-200	11/4
V <sub>ICR</sub>	Common-mode input voltage	V <sub>CC</sub> = 30 V		25°C	0 to V <sub>CC</sub> - 1.5			0 to V <sub>CC</sub> – 1.5			0 to V <sub>CC</sub> – 1.5			V
VICR	range			Full range	0 to V <sub>CC</sub> - 2			0 to V <sub>CC</sub> – 2			0 to V <sub>CC</sub> – 2			v
	Libert Level and and	$R_L = 2 k\Omega$		25°C	V <sub>CC</sub> - 1.5			V <sub>CC</sub> – 1.5			V <sub>CC</sub> – 1.5			
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 30 V	R <sub>L</sub> = 2 kΩ	Full range	26			26			26			V
	<u>-</u>	.00	R <sub>L</sub> ≥ 10 kΩ	Full range	27			27	28		27	28		
V <sub>OL</sub>	Low-level output voltage	R <sub>L</sub> ≤ 10 kΩ		Full range			20		5	20		5	20	mV
	Large-signal differential	V <sub>CC</sub> = 15 V,		25°C	50	100		50	100		25	100		
A <sub>VD</sub>	voltage amplification	$V_O = 1 \text{ V to } 11$ $R_L \ge 2 \text{ k}\Omega$	V,	Full range	25			25			15			V/mV
CMRR	Common-mode rejection ratio	V <sub>IC</sub> = V <sub>ICR</sub> min		25°C	70			70	80		65	80		dB
k <sub>SVR</sub>	Supply-voltage rejection ratio (ΔV <sub>CC</sub> /ΔV <sub>IO</sub> )			25°C	65			65	100		65	100		dB
V <sub>O1</sub> / V <sub>O2</sub>	Crosstalk attenuation	f = 1 kHz to 20	) kHz	25°C		120			120			120		dB
		V <sub>CC</sub> = 15 V,	0	25°C	-20			-20	-30	-60	-20	-30	-60	
		$V_{ID} = 1 V,$ $V_{O} = 0$	Source	Full range	-10			-10			-10			
Io	Output current	V <sub>CC</sub> = 15 V,		25°C	10	-		10	20		1	20		mA
		$V_{ID} = -1 \text{ V},$ $V_{O} = 15 \text{ V}$	Sink	Full range	5			5			5			
		V <sub>ID</sub> = -1 V, V <sub>O</sub> = 200 mV		25°C	12			12	30		12	30		μA
Ios	Short-circuit output current	V <sub>CC</sub> at 5 V, V <sub>C</sub> V <sub>O</sub> = 0	<sub>C-</sub> at –5 V,	25°C		±40	±60		±40	±60		±40	±60	mA
	O	V <sub>O</sub> = 2.5 V, no	load	Full range		0.7	1.2		0.7	1.2		0.7	1.2	
I <sub>cc</sub>	Supply current (four amplifiers)	V <sub>CC</sub> = 30 V, V <sub>0</sub> no load	<sub>O</sub> = 15 V,	Full range		1.4	3.		1.4	3		1.4	3	mA

- (1) All characteristics are measured under open-loop conditions, with zero common-mode input voltage, unless otherwise specified.
- (2) Full range is -55°C to +125°C for LM124A, -25°C to +85°C for LM224A, and 0°C to 70°C for LM324A.
- (3) All typical values are at  $T_A = 25$ °C.


# 5.10 Operating Conditions

 $V_{CC} = \pm 15 \text{ V}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER	TEST CONDITIONS	TYP	UNIT
SR	Slew rate at unity gain	$R_L = 1 M\Omega$ , $C_L = 30 pF$ , $V_I = \pm 10 V$ (see Figure 6-1)	0.5	V/µs
B <sub>1</sub>	Unity-gain bandwidth	$R_L = 1 M\Omega$ , $C_L = 20 pF$ (see Figure 6-1)	1.2	MHz
V <sub>n</sub>	Equivalent input noise voltage	R <sub>S</sub> = 100 Ω, V <sub>I</sub> = 0 V, f = 1 kHz (see Figure 6-2)	35	nV/√Hz


# 5.11 Typical Characteristics

This typical characteristics section is applicable for LM324B and LM2902B. Typical characteristics data in this section was taken with  $T_A = 25$ °C,  $V_S = 36$  V (±18 V),  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10$  k $\Omega$  connected to  $V_S / 2$  (unless otherwise noted).







This typical characteristics section is applicable for LM324B and LM2902B. Typical characteristics data in this section was taken with  $T_A = 25$ °C,  $V_S = 36$  V ( $\pm 18$  V),  $V_{CM} = V_S$  / 2,  $R_{LOAD} = 10$  k $\Omega$  connected to  $V_S$  / 2 (unless otherwise noted).




This typical characteristics section is applicable for LM324B and LM2902B. Typical characteristics data in this section was taken with  $T_A = 25$ °C,  $V_S = 36$  V ( $\pm 18$  V),  $V_{CM} = V_S$  / 2,  $R_{LOAD} = 10$  k $\Omega$  connected to  $V_S$  / 2 (unless otherwise noted).



This typical characteristics section is applicable for LM324B and LM2902B. Typical characteristics data in this section was taken with  $T_A = 25$ °C,  $V_S = 36$  V (±18 V),  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10$  k $\Omega$  connected to  $V_S / 2$  (unless otherwise noted).




This typical characteristics section is applicable for LM324B and LM2902B. Typical characteristics data in this section was taken with  $T_A = 25$ °C,  $V_S = 36$  V (±18 V),  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10$  k $\Omega$  connected to  $V_S / 2$  (unless otherwise noted).






This typical characteristics section is applicable for LM324B and LM2902B. Typical characteristics data in this section was taken with  $T_A$  = 25°C,  $V_S$  = 36 V (±18 V),  $V_{CM}$  =  $V_S$  / 2,  $R_{LOAD}$  = 10 k $\Omega$  connected to  $V_S$  / 2 (unless otherwise noted).



# 5.12 Typical Characteristics: All Devices Except B and BA Versions



SLOS066AD - SEPTEMBER 1975 - REVISED OCTOBER 2024

### **6 Parameter Measurement Information**




Figure 6-1. Unity-Gain Amplifier


# 7 Detailed Description

### 7.1 Overview

These devices consist of four independent high-gain frequency-compensated operational amplifiers that are designed specifically to operate from a single supply over a wide range of voltages. Operation from split supplies is also possible if the difference between the two supplies is 3 V to 36 V (B and BA versions), 3 V to 26 V (for LM2902 devices), or 3 V to 30 V (for all other devices), and V<sub>CC</sub> is at least 1.5 V more positive than the input common-mode voltage. The low supply-current drain is independent of the magnitude of the supply voltage.

Applications include transducer amplifiers, DC amplification blocks, and all the conventional operational-amplifier circuits that can be more easily implemented in single-supply-voltage systems. For example, the LM324B and LM2902B devices can be operated directly from the standard 5-V supply that is used in digital systems and provides the required interface electronics, without requiring additional ±15-V supplies.

# 7.2 Functional Block Diagram



ESD protection cells - available on B, BA, and K versions only



# 7.3 Feature Description

# 7.3.1 Unity-Gain Bandwidth

Gain bandwidth product is found by multiplying the measured bandwidth of an amplifier by the gain at which that bandwidth was measured. These devices have a high gain bandwidth of 1.2 MHz.

### 7.3.2 Slew Rate

The slew rate is the rate at which an operational amplifier can change the output when there is a change on the input. These devices have a 0.5-V/µs slew rate.

### 7.3.3 Input Common Mode Range

The valid common mode range is from device ground to  $V_{CC} - 1.5 \text{ V}$  ( $V_{CC} - 2 \text{ V}$  across temperature). Inputs may exceed  $V_{CC}$  up to the maximum  $V_{CC}$  without device damage. At least one input must be in the valid input common mode range for output to be correct phase. If both inputs exceed valid range, then output phase is undefined. If either input is less than -0.3 V, then input current should be limited to 1 mA and output phase is undefined.

### 7.4 Device Functional Modes

These devices are powered on when the supply is connected. This device can be operated as a single supply operational amplifier or dual supply amplifier depending on the application.

# 8 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 8.1 Application Information

The LMx24 and LM2902 operational amplifiers are useful in a wide range of signal conditioning applications. Inputs can be powered before VCC for flexibility in multiple supply circuits.

# 8.2 Typical Application

A typical application for an operational amplifier in an inverting amplifier. This amplifier takes a positive voltage on the input, and makes it a negative voltage of the same magnitude. In the same manner, it also makes negative voltages positive.




Figure 8-1. Application Schematic

### 8.2.1 Design Requirements

The supply voltage must be chosen such that it is larger than the input voltage range and output range. For instance, this application will scale a signal of ±0.5 V to ±1.8 V. Setting the supply at ±12 V is sufficient to accommodate this application.

### 8.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier using Equation 1 and Equation 2:

$$A_V = \frac{VOUT}{VIN} \tag{1}$$

$$A_V = \frac{1.8}{-0.5} = -3.6 \tag{2}$$

Once the desired gain is determined, choose a value for RI or RF. Choosing a value in the  $k\Omega$  range is desirable because the amplifier circuit uses currents in the mA range. This choice makes sure that the part does not draw too much current. This example chooses 10 k $\Omega$  for RI, which means 36 k $\Omega$  is used for RF. This was determined by Equation 3.

$$A_V = \frac{RF}{RI} \tag{3}$$

# 8.2.3 Application Curve




Figure 8-2. Input and Output Voltages of the Inverting Amplifier

# 8.3 Power Supply Recommendations

### **CAUTION**

Supply voltages larger than 32 V for a single supply, or outside the range of  $\pm 16$  V for a dual supply can permanently damage the device (see the Section 5.1).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, refer to the Section 8.4.

### 8.4 Layout

### 8.4.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the
  operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance
  power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
  methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
  A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
  and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance, as shown in Section 8.4.2.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.



# 8.4.2 Layout Examples




Figure 8-3. Operational Amplifier Board Layout for Noninverting Configuration




Figure 8-4. Operational Amplifier Schematic for Noninverting Configuration

# 9 Device and Documentation Support

# 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 9.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

# 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	Changes from Revision AB (November 2023) to Revision AC (March 2024)  Added preview note to the WQFN-16 package pinout  Added LM324BIRTER and LM2902BIRTER preview information to the <i>Mechanical, Packaging, and</i>							
<u>•</u>	Removed the D (SOIC, 14) package preview note from the B and BA devices	1						
С	hanges from Revision AB (November 2023) to Revision AC (March 2024)	Page						
•	Added preview note to the WQFN-16 package pinout	3						
•	Added LM324BIRTER and LM2902BIRTER preview information to the <i>Mechanical, Packaging, and Orderable Information</i> section	28						
C	hanges from Revision AA (September 2023) to Revision AB (November 2023)	Page						
•	Changed the status of LM324BA and LM2902BA from: preview to: active							
С	hanges from Revision Z (April 2023) to Revision AA (September 2023)	Page						
	Described and investigate from TCCOD 44 DA designs in Designs Information to be							
•	Removed preview note from TSSOP-14 BA devices in Device Information table	<u>_</u> 1						
•	Changed the format of the <i>Package Information</i> table to include package lead size							



Changes from Revision Y (October 2022) to Revision Z (April 2023) Page Added WQFN-16 package in the Package Information table......1 Page Changes from Revision X (May 2022) to Revision Y (October 2022) Updated LM2902B and LM2902BA Electrical Characteristics table for RTM revision......9 Added graphs for LM324Bx and LM2902Bx to Typical Characteristics ......14 Changes from Revision W (March 2015) to Revision X (May 2022) Page Updated package images in the Pin Configuration and Functions section to new format - no Added the B and BA versions to the ESD Ratings table ......5 Added the Electrical Characteristics - LM2902B and LM2902BA table......9 Removed Documentation Support and Related Links in the Device and Documentation Support section.....27 Changes from Revision V (January 2014) to Revision W (March 2014) Changes from Revision U (August 2010) to Revision V (January 2014) 

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

# 11.1 Package Option Addendum

### **Packaging Information**

Orderable Device	Status <sup>(1)</sup>	Package IVDE	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish <sup>(6)</sup>	MSL Peak Temp <sup>(3)</sup>	Op Temp (°C)	Device Marking <sup>(4) (5)</sup>
LM324BIRTER	PREVIEW	WQFN	RTE	16	5000	RoHS & Green	NIPDAU	Level-1-260C- UNLIM	-40 to 125	LM324B
LM2902BIRTER	PREVIEW	WQFN	RTE	16	5000	RoHS & Green	NIPDAU	Level-1-260C- UNLIM	-40 to 125	L2902B

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).


- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# 11.2 Tape and Reel Information



# TAPE DIMENSIONS KO P1 BO W Cavity AO Cavity AO Cavity AO Cavity AO Cavity AO Cavity Cavity


Dimension designed to accommodate the component width
Dimension designed to accommodate the component length
Dimension designed to accommodate the component thickness
Overall width of the carrier tape
Pitch between successive cavity centers
[

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM324BIRTER	WQFN	RTE	16	5000	330	12.4	3.3	3.3	1.1	8	12	Q2
LM2902BIRTER	WQFN	RTE	16	5000	330	12.4	3.3	3.3	1.1	8	12	Q2





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM324BIRTER	WQFN	RTE	16	5000	367.0	367.0	35.0
LM2902BIRTER	WQFN	RTE	16	5000	367.0	367.0	35.0




# **RTE0016C**



### **PACKAGE OUTLINE**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






### **EXAMPLE BOARD LAYOUT**

# **RTE0016C**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- S. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






# **EXAMPLE STENCIL DESIGN**

# **RTE0016C**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





www.ti.com 28-Jan-2025

# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
5962-7704301VCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-7704301VC A LM124JQMLV	Samples
5962-9950403V9B	ACTIVE	XCEPT	KGD	0	100	RoHS & Green	Call TI	N / A for Pkg Type	-55 to 125		Samples
5962-9950403VCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9950403VC A LM124AJQMLV	Samples
77043012A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	77043012A LM124FKB	Sample
7704301CA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7704301CA LM124JB	Sample
7704301DA	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7704301DA LM124WB	Sample
77043022A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	77043022A LM124AFKB	Sample
7704302CA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7704302CA LM124AJB	Sample
7704302DA	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7704302DA LM124AWB	Sample
JM38510/11005BCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510 /11005BCA	Sample
LM124AFKB	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	77043022A LM124AFKB	Sample
LM124AJ	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	LM124AJ	Sample
LM124AJB	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7704302CA LM124AJB	Sample
LM124AWB	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7704302DA LM124AWB	Sample
LM124D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-55 to 125	LM124	
LM124DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM124	Sample
LM124DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM124	Sample





28-Jan-2025 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM124FKB	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	77043012A LM124FKB	Samples
LM124J	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	LM124J	Samples
LM124JB	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7704301CA LM124JB	Samples
LM124W	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	LM124W	Samples
LM124WB	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7704301DA LM124WB	Samples
LM224AD	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-25 to 85	LM224A	
LM224ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-25 to 85	LM224A	Samples
LM224ADRE4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM224A	Samples
LM224ADRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM224A	Samples
LM224AN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-25 to 85	LM224AN	Samples
LM224D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-25 to 85	LM224	
LM224DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-25 to 85	LM224	Samples
LM224DRG3	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-25 to 85	LM224	
LM224DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM224	Samples
LM224KAD	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-25 to 85	LM224KA	
LM224KADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM224KA	Samples
LM224KADRG4	ACTIVE	SOIC	D	14	2500	TBD	Call TI	Call TI	-25 to 85		Samples
LM224KAN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-25 to 85	LM224KAN	Samples
LM224KDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM224K	Samples
LM224KN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-25 to 85	LM224KN	Samples
LM224N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-25 to 85	LM224N	Samples





28-Jan-2025 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM224NE4	ACTIVE	PDIP	N	14	25	TBD	Call TI	Call TI	-25 to 85		Samples
LM2902BAIDR	ACTIVE	SOIC	D	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2902BA	Samples
LM2902BAIPWR	ACTIVE	TSSOP	PW	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2902BA	Samples
LM2902BIDR	ACTIVE	SOIC	D	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2902B	Samples
LM2902BIPWR	ACTIVE	TSSOP	PW	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2902B	Samples
LM2902D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 125	LM2902	
LM2902DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LM2902	Samples
LM2902DRE4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2902	Samples
LM2902DRG3	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 125	LM2902	
LM2902DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2902	Samples
LM2902KAVQDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2902KA	Samples
LM2902KAVQDRG4	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 125	L2902KA	
LM2902KAVQPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2902KA	Samples
LM2902KAVQPWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2902KA	Samples
LM2902KD	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 125	LM2902K	
LM2902KDB	ACTIVE	SSOP	DB	14	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2902K	Samples
LM2902KDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2902K	Samples
LM2902KN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	LM2902KN	Samples
LM2902KNSR	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2902K	Samples
LM2902KNSRG4	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2902K	Samples
LM2902KPW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125	L2902K	
LM2902KPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2902K	Samples
LM2902KVQDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2902KV	Samples





28-Jan-2025 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM2902KVQDRG4	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 125	L2902KV	
LM2902KVQPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2902KV	Samples
LM2902KVQPWRG4	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125	L2902KV	
LM2902N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU   SN	N / A for Pkg Type	-40 to 125	LM2902N	Samples
LM2902NE4	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	-40 to 125	LM2902N	
LM2902NSR	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2902	Samples
LM2902PW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125	L2902	
LM2902PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	L2902	Samples
LM2902PWRE4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2902	Samples
LM2902PWRG3	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125	L2902	
LM2902PWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2902	Samples
LM324AD	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70	LM324A	
LM324ADBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM324A	Samples
LM324ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	0 to 70	LM324A	Samples
LM324ADRG4	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70	LM324A	
LM324AN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	LM324AN	Samples
LM324ANSR	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM324A	Samples
LM324ANSRG4	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM324A	Samples
LM324APWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	0 to 70	L324A	Samples
LM324APWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	L324A	Samples
LM324BAIDR	ACTIVE	SOIC	D	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM324BA	Samples
LM324BAIPWR	ACTIVE	TSSOP	PW	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	L324BA	Samples
LM324BIDR	ACTIVE	SOIC	D	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM324B	Samples





www.ti.com 28-Jan-2025

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
LM324BIPWR	ACTIVE	TSSOP	PW	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM324B	Samples
LM324D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70	LM324	
LM324DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	0 to 70	LM324	Samples
LM324DRE4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM324	Samples
LM324DRG3	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70	LM324	
LM324DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM324	Samples
LM324KAD	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70	LM324KA	
LM324KADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM324KA	Samples
LM324KADRG4	ACTIVE	SOIC	D	14	2500	TBD	Call TI	Call TI	0 to 70		Samples
LM324KAN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	LM324KAN	Samples
LM324KANSR	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM324KA	Samples
LM324KAPW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	0 to 70	L324KA	
LM324KAPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	L324KA	Samples
LM324KDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM324K	Samples
LM324KN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	LM324KN	Samples
LM324KNSR	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM324K	Samples
LM324KPW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	0 to 70	L324K	
LM324KPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	L324K	Samples
LM324N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU   SN	N / A for Pkg Type	0 to 70	LM324N	Samples
LM324NE3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70	LM324N	
LM324NE4	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70	LM324N	
LM324NSR	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM324	Sample
LM324NSRE4	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM324	Sample



www.ti.com 28-Jan-2025

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM324NSRG4	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM324	Samples
LM324PW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	0 to 70	L324	
LM324PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	0 to 70	L324	Samples
LM324PWRE4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	L324	Samples
LM324PWRG3	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	0 to 70	L324	
LM324PWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	L324	Samples
M38510/11005BCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510 /11005BCA	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 28-Jan-2025

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LM124, LM124-SP, LM124M, LM2902, LM2902B, LM2902BA:

Catalog: LM124, LM124

Automotive: LM2902-Q1, LM2902B-Q1, LM2902BA-Q1

■ Enhanced Product : LM2902-EP

Military: LM124M, LM124M

Space: LM124-SP, LM124-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application



www.ti.com 5-Apr-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM124DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM224ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM224ADRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM224ADRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM224DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM224DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM224KADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM224KDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM2902BAIDR	SOIC	D	14	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2902BAIPWR	TSSOP	PW	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2902BAIPWR	TSSOP	PW	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2902BIDR	SOIC	D	14	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2902BIPWR	TSSOP	PW	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2902BIPWR	TSSOP	PW	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2902DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM2902DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



# **PACKAGE MATERIALS INFORMATION**

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2902KAVQDR	SOIC	D	14	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2902KAVQPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2902KAVQPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2902KAVQPWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2902KDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM2902KNSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
LM2902KPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2902KPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2902KVQDR	SOIC	D	14	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2902KVQPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2902KVQPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2902NSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
LM2902PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2902PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM324ADBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
LM324ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM324ANSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
LM324APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM324APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM324BAIDR	SOIC	D	14	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM324BAIPWR	TSSOP	PW	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM324BAIPWR	TSSOP	PW	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM324BIDR	SOIC	D	14	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM324BIPWR	TSSOP	PW	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM324DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM324DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM324DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM324KADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM324KANSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
LM324KAPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM324KAPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM324KDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM324KNSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
LM324KPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM324KPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM324NSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
LM324PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM324PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM124DR	SOIC	D	14	2500	350.0	350.0	43.0
LM224ADR	SOIC	D	14	2500	340.5	336.1	32.0
LM224ADRG4	SOIC	D	14	2500	340.5	336.1	32.0
LM224ADRG4	SOIC	D	14	2500	356.0	356.0	35.0
LM224DR	SOIC	D	14	2500	356.0	356.0	35.0
LM224DRG4	SOIC	D	14	2500	356.0	356.0	35.0
LM224KADR	SOIC	D	14	2500	356.0	356.0	35.0
LM224KDR	SOIC	D	14	2500	356.0	356.0	35.0
LM2902BAIDR	SOIC	D	14	3000	353.0	353.0	32.0
LM2902BAIPWR	TSSOP	PW	14	3000	367.0	367.0	35.0
LM2902BAIPWR	TSSOP	PW	14	3000	356.0	356.0	35.0
LM2902BIDR	SOIC	D	14	3000	340.5	336.1	25.0
LM2902BIPWR	TSSOP	PW	14	3000	356.0	356.0	35.0
LM2902BIPWR	TSSOP	PW	14	3000	367.0	367.0	35.0
LM2902DR	SOIC	D	14	2500	353.0	353.0	32.0
LM2902DRG4	SOIC	D	14	2500	353.0	353.0	32.0
LM2902KAVQDR	SOIC	D	14	2500	340.5	336.1	25.0
LM2902KAVQPWR	TSSOP	PW	14	2000	356.0	356.0	35.0



# **PACKAGE MATERIALS INFORMATION**

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2902KAVQPWR	TSSOP	PW	14	2000	353.0	353.0	32.0
LM2902KAVQPWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0
LM2902KDR	SOIC	D	14	2500	356.0	356.0	35.0
LM2902KNSR	SOP	NS	14	2000	356.0	356.0	35.0
LM2902KPWR	TSSOP	PW	14	2000	356.0	356.0	35.0
LM2902KPWR	TSSOP	PW	14	2000	353.0	353.0	32.0
LM2902KVQDR	SOIC	D	14	2500	340.5	336.1	25.0
LM2902KVQPWR	TSSOP	PW	14	2000	356.0	356.0	35.0
LM2902KVQPWR	TSSOP	PW	14	2000	353.0	353.0	32.0
LM2902NSR	SOP	NS	14	2000	356.0	356.0	35.0
LM2902PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
LM2902PWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0
LM324ADBR	SSOP	DB	14	2000	356.0	356.0	35.0
LM324ADR	SOIC	D	14	2500	333.2	345.9	28.6
LM324ANSR	SOP	NS	14	2000	356.0	356.0	35.0
LM324APWR	TSSOP	PW	14	2000	356.0	356.0	35.0
LM324APWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0
LM324BAIDR	SOIC	D	14	3000	340.5	336.1	25.0
LM324BAIPWR	TSSOP	PW	14	3000	356.0	356.0	35.0
LM324BAIPWR	TSSOP	PW	14	3000	367.0	367.0	35.0
LM324BIDR	SOIC	D	14	3000	340.5	336.1	25.0
LM324BIPWR	TSSOP	PW	14	3000	356.0	356.0	35.0
LM324DR	SOIC	D	14	2500	353.0	353.0	32.0
LM324DRG4	SOIC	D	14	2500	356.0	356.0	35.0
LM324DRG4	SOIC	D	14	2500	353.0	353.0	32.0
LM324KADR	SOIC	D	14	2500	356.0	356.0	35.0
LM324KANSR	SOP	NS	14	2000	356.0	356.0	35.0
LM324KAPWR	TSSOP	PW	14	2000	356.0	356.0	35.0
LM324KAPWR	TSSOP	PW	14	2000	353.0	353.0	32.0
LM324KDR	SOIC	D	14	2500	356.0	356.0	35.0
LM324KNSR	SOP	NS	14	2000	356.0	356.0	35.0
LM324KPWR	TSSOP	PW	14	2000	353.0	353.0	32.0
LM324KPWR	TSSOP	PW	14	2000	356.0	356.0	35.0
LM324NSR	SOP	NS	14	2000	356.0	356.0	35.0
LM324PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
LM324PWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0



www.ti.com 5-Apr-2025

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9950403VCA	J	CDIP	14	25	506.98	15.24	13440	NA
77043012A	FK	LCCC	20	55	506.98	12.06	2030	NA
7704301DA	W	CFP	14	25	506.98	26.16	6220	NA
77043022A	FK	LCCC	20	55	506.98	12.06	2030	NA
7704302DA	W	CFP	14	25	506.98	26.16	6220	NA
LM124AFKB	FK	LCCC	20	55	506.98	12.06	2030	NA
LM124AWB	W	CFP	14	25	506.98	26.16	6220	NA
LM124FKB	FK	LCCC	20	55	506.98	12.06	2030	NA
LM124W	W	CFP	14	25	506.98	26.16	6220	NA
LM124WB	W	CFP	14	25	506.98	26.16	6220	NA
LM224AN	N	PDIP	14	25	506	13.97	11230	4.32
LM224AN	N	PDIP	14	25	506	13.97	11230	4.32
LM224KAN	N	PDIP	14	25	506	13.97	11230	4.32
LM224KAN	N	PDIP	14	25	506	13.97	11230	4.32
LM224KN	N	PDIP	14	25	506	13.97	11230	4.32
LM224KN	N	PDIP	14	25	506	13.97	11230	4.32
LM224N	N	PDIP	14	25	506	13.97	11230	4.32
LM224N	N	PDIP	14	25	506	13.97	11230	4.32
LM2902KDB	DB	SSOP	14	80	530	10.5	4000	4.1
LM2902KN	N	PDIP	14	25	506	13.97	11230	4.32
LM2902N	N	PDIP	14	25	506	13.97	11230	4.32
LM2902N	N	PDIP	14	25	506.1	9	600	5.4
LM324AN	N	PDIP	14	25	506	13.97	11230	4.32
LM324AN	N	PDIP	14	25	506	13.97	11230	4.32
LM324KAN	N	PDIP	14	25	506	13.97	11230	4.32
LM324KAN	N	PDIP	14	25	506	13.97	11230	4.32
LM324KN	N	PDIP	14	25	506	13.97	11230	4.32
LM324KN	N	PDIP	14	25	506	13.97	11230	4.32
LM324N	N	PDIP	14	25	506	13.97	11230	4.32



# **PACKAGE MATERIALS INFORMATION**

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM324N	N	PDIP	14	25	506.1	9	600	5.4
LM324N	N	PDIP	14	25	506	13.97	11230	4.32

3 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# W (R-GDFP-F14)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated