
Baseline Weight Re-layout Cost vs Matrix Size
Serialized DRAM Copy Time Upper Bound (µs)
0
10
20
30
40
50
60
70
80
9.36 µs
18.48 µs
36.96 µs
73.68 µs
0.5
1.0
2.0
4.0
FP16 Weight Matrix Size (MiB)
DRAMsim3 | 4 × 64-bit channels | 128-byte transactions
LPDDR4 protocol with LPDDR5-6400-style timing approximation
Serialized read + write | Completion-time upper bounds | Excludes GEMM and rearrangement