
### Exceptions and Interrupts on the x86


- Handling Intel Processor Exceptions
  - the Interrupt Descriptor Table (IDT)
- Exception Handler Framework
- Handling Hardware Device Interrupts old-fashioned style
  - IRQs and the 8259 Programmable Interrupt Controller.
- Interrupt Handler Framework


### **Interrupt Descriptor Table**

- Interrupt Vector Table x86-style:
  - processor exceptions, hardware interrupts, software interrupts
- 256 entries: Each entry contains address of interrupt handler (interrupt service routine).
- The first 32 entries reserved for processor exceptions (division by zero, page fault, etc.)
- Hardware interrupts can be mapped to any of the other entries using the Programmable Interrupt Controller (e.g. 8259 PIC, see later)



#### **Processor Exceptions Exception # Description Error Code?** Division By Zero Exception No No 1 **Debug Exception** 2 Non Maskable Interrupt Exception No 3 **Breakpoint Exception** No 4 Into Detected Overflow Exception No 5 Out of Bounds Exception No 6 Invalid Opcode Exception No 7 No Coprocessor Exception No 8 **Double Fault Exception** Yes 9 Coproc. Segment Overrun Exception No 10 TSS Exception Yes 11 Segment Not Present Exception Yes 12 Stack Fault Exception Yes 13 General Protection Fault Exception Yes 14 Page Fault Exception Yes 15 Unknown Interrupt Exception No 16 Coprocessor Fault Exception No 17 Alignment Check Exception (486+) No Machine Check Exception (Pentium/586+) No 19 to 31 Reserved Exceptions No





```
High-Level Exception Handler
extern _lowlevel_dispatch_exception
                                  extern "C" void lowlevel dispatch exception (REGS * r) {
: The common ISR stub.
                                     ExceptionHandler::dispatch_exception(_r);
isr_common stub:
                                 }
       class ExceptionHandler {
         static ExceptionHandler * handler_table[EXCEPTION_TABLE_SIZE];
         static void register_handler(unsigned int _isr_code,/* POPULATE DISPTCHER TABLE */
                                      ExceptionHandler * _handler);
   mov
         static void dispatch_exception(REGS * _r);
                                                            /* DISPATCHER */
         virtual void handle_exception(REGS * _regs);
                                                            /* HANDLE EXCEPTION (abstract)*/
   rom
       };
                             void ExceptionHandler::dispatch_exception(REGS * _r) {
                                 unsigned int exc_no = _r->int_no;
   pop fs
                                 ExceptionHandler * handler = handler_table[exc_no];
   pop es
                                 if (handler == NULL) {
   pop ds
                                   Console::puts("NO EXC. HANDLER REGISTERED\n");
   popa
   add esp, 8; pop code and in
                                   panic();
                                 handler->handle_exception(_r);
                             }
```

### Example: Divide-by-Zero Exception Handler


```
/* -- EXAMPLE OF AN EXCEPTION HANDLER: Divide-by-Zero -- */
class DBZ_Handler : public ExceptionHandler {
 /* We derive Divide-by-Zero handler from ExceptionHandler
     and overload the method handle exception. */
 public:
    virtual void handle_exception(REGS * _regs) {
        Console::puts("DIVISION BY ZERO!\n");
        panic();
                          /* -- IN THE KERNEL ... */
    }
                          /* Define DBZ handler */
};
                          DBZ_Handler dbz_handler;
                          /* Register DBZ handler for Exception #0
                             with the exception dispatcher. */
                          ExceptionHandler::register_handler(0, &dbz_handler);
```

## Initializing the IDT

```
extern "C" void isr0(); /* _isr0 in assembly */
                                                                IDT
extern "C" void isr1();
/*...*/
extern "C" void isr31();
                                                                          exception
static void ExceptionHandler::init_dispatcher() {
                                                                           handler
  /* Add any new ISRs to the IDT here. */
  idt_set_gate( 0, (unsigned) isr0, 0x08, 0x8E);
  idt_set_gate( 1, (unsigned) isr1, 0x08, 0x8E);
  /* ... */
  idt_set_gate(31, (unsigned) isr31, 0x08, 0x8E);
  /* Initialize high-level exception handler */
  for(int i = 0; i < EXCEPTION TABLE SIZE; i++) {</pre>
                                                                           interrupt
    handler_table[i] = NULL;
                                                                           handler
  }
}
                 For details of idt_set_gate() and installation of IDT
                 check out the code (file idt.C).
```

# Hardware Interrupts: The Programmable Interrupt Controller (PIC)

- Interrupt control on PC/AT by cascaded (master/slave) pair of 8259 PICs.
- Interrupts (IRQs) are mapped to IDT entries.
  - Typically inconvenient ones, can be remapped.
- Interrupt service routine must send EOI (endof-interrupt) signal to PIC
  - to both PICs if interrupt from slave




### Assigned Interrupt Lines in the PIC

#### Master 8259

- IRQ0 Intel 8253 or Intel 8254 PIT, aka the system timer
- IRQ1 Intel 8042 keyboard controller
- IRQ2 not assigned in PC/XT;
- cascaded to slave 8259 INT line in PC/AT
- IRQ3 8250 UART serial port COM2 and COM4
- IRQ4 8250 UART serial port COM1 and COM3
- IRQ5 hard disk controller in PC/XT;
   Intel 8255 parallel port LPT2 in PC/AT
- IRQ6 Intel 82072A floppy disk controller
- IRQ7 Intel 8255 parallel port LPT1 / spurious interrupt

### Slave 8259 (PC/AT and later only)

- IRQ8 real-time clock (RTC)
- IRQ9 no common assignment
- IRQ10 no common assignment
- IRQ11 no common assignment
- IRQ12 Intel 8042 PS/2 mouse controller
- IRQ13 math coprocessor
- IRQ14 hard disk controller 1
- IRQ15 hard disk controller 2



```
High-level Interrupt Handler
extern _lowley
             static void InterruptHandler::dispatch interrupt(REGS * r) {
/* similar to
irq_common_st
               unsigned int int_no = _r->int_no - IRQ_BASE;
   pusha
               InterruptHandler * handler = handler_table[int_no];
   push ds
               if (handler == NULL) {
   push es
                  Console::puts("NO DEFAULT INTERRUPT HANDLER REGISTERED\n");
   push fs
                  panic();
   push gs
   mov eax,
   push eax
               handler->handle interrupt( r);
   mov eax.
               /* This is an interrupt that was raised by the interrupt controller. We need
   call eax
                  to send and end-of-interrupt (EOI) signal to the controller after the
   pop eax
   pop gs
                  interrupt has been handled. */
   pop fs
               /* Check if the interrupt was generated by the slave interrupt controller.
   pop es
                  If so, send an End-of-Interrupt (EOI) message to the slave controller. */
   pop ds
               if (generated_by_slave_PIC(int_no)) { /* i.e. int_no < 8 */</pre>
   popa
                    outportb(0xA0, 0x20);
   add esp,
   iret
               /* Send an EOI message to the master interrupt controller. */
               outportb(0x20, 0x20);
                                      extern "C" void lowlevel_dispatch_interrupt(REGS * _r) {
                                          InterruptHandler::dispatch_interrupt(_r);
                                      }
```

### Interrupt Handler Example: Periodic Timer

### Interrupt Handler Example: Periodic Timer

```
void SimpleTimer::SimpleTimer(int _hz) {
                                                       seconds = 0;
class SimpleTimer : public InterruptHandler {
                                                       ticks = 0;
               ticks; /* ticks since last time
                                                       set_frequency(_hz);
  unsigned long seconds; /* How long has the system
  /* At what frequency do we update the ticks coun
  int hz; /* By defaults it is 18.22Hz. In this way,
            a 16-bit counter wraps around every hour. */
  void set frequency(int hz);
  /* Set the interrupt frequency for the simple timer. */
  SimpleTimer(int
                   /* Set the interrupt frequency for the simple timer.
  /* Initialize a s /* Preferably set this before installing the timer handler!
 virtual void hand void set_frequency(int _hz) {
                      hz = hz;
                                                      /* Remember the frequency.
  /* This must be re
                      int divisor = 1193180 / _hz;
                                                      /* The input clock runs at 1.19MHz
    when the system
                      Machine::outportb(0x43, 0x34); /* Set command byte to be 0x34.
                      Machine::outportb(0x40, divisor & 0xFF); /* Set low byte of divisor.*/
                      Machine::outportb(0x40, divisor >> 8); /* Set high byte of divisor. */
                    }
```

### Interrupt Handler Example: Periodic Timer

```
void handle interrups(REGS *r) {
                              /* Increment our "ticks" count */
class SimpleTimer : public
 int ticks; /
                              ticks++:
 unsigned long seconds; /
                              /* Whenever a second is over, we update counter. */
 /* At what frequency do
                              if (ticks >= hz ) {
 int hz; /* By defaults i
                                   seconds++:
           a 16-bit count
                                  ticks = 0;
 void set frequency(int
                                   Console::puts("One second has passed\n");
 /* Set the interrupt free
 SimpleTimer(int hz);
 /* Initialize a simple th
 virtual void handle interrupt(REGS * r);
 /* This must be registered as the interrupt handler for the timer
    when the system gets initialized. (e.g. in "kernel.C") */
```

## Interrupt Handler Example: Periodic Timer

```
void main() { /* Sample Kernel */
class SimpleTimer : public InterruptHandler
                                              GDT::init();
          ticks; /* ticks since las
                                              Console::init();
 unsigned long seconds; /* How long has the
                                              IDT::init();
 /* At what frequency do we update the tic
                                              ExceptionHandler::init dispatcher();
 int hz; /* By defaults it is 18.22Hz. In
                                              IRQ::init();
           a 16-bit counter wraps around
                                              InterruptHandler::init dispatcher();
 void set frequency(int hz);
 /* Set the interrupt frequency for the sa
                                              SimpleTimer timer(100);
                                              /* set timer ticks to 10ms. */
 SimpleTimer(int hz);
 /* Initialize a simple timer, and set its
                                              reg int handler(0, &timer);
 virtual void handle interrupt(REGS * r);
 /* This must be registered as the interru
                                              Machine::enable interrupts();
    when the system gets initialized. (e.g.
                                              Console::puts("Hello World!\n");
                                              /* continue here ... */
                                         }
```

### Summary: Interrupts and Exceptions on the x86

- Handling Intel Processor Exceptions
- the Interrupt Descriptor Table (IDT)
- Exception Handler Framework
- · Example Exception Handler:
  - Division-by-Zero Handler
- Handling Hardware Interrupts "old-fashioned style"
  - IRQs and the 8259 Programmable Interrupt Controller.
- Interrupt Handler Framework
- Example Interrupt Handler:
  - Programmable Interval Timer