




- Two-level paging in the x86
- Memory layout of page table
- Page table entries (PTEs)
- Page directory entries (PDEs)
- Mechanics of a page fault
- Managing meta data for OS
- The TLB?























Where is the TLB?!

TLB is largely invisible.

Sometimes we need to delete entries in the TLB!

reload the CR 2 register (PTBR)

Paging on the x86

- Address translation
- Memory layout of page table
- PDEs and PTEs
- Mechanics of a page fault
- Managing meta data for OS

TLB