
#### Virtualization - Mechanisms

- How does Virtualization work?
- Virtualization: What is the issue?
- · Virtualization Techniques:
  - De-privileging ("Trap & Emulate")
  - Para-Virtualization
  - Binary Translation




### **Techniques in Classical Virtualization**

- 1. De-privileging ("trap-and-emulate")
- All instructions that read/write privileged state trap when executed in unprivileged level.
- Execute guest OS directly, but at unprivileged level.
- 2. Para-Virtualization
- "Modify quest operating system to provide higher-level information to VMM."
- 3. Interpretive Execution
- Add dedicated HW execution mode for running the guest OS.
- e.g. IBM 370 SIE ("start interpretive execution") instruction.
- Reduces number of required traps.
- 4. Binary Translation
- Used in WMWare.

### **Techniques in Classical Virtualization**

- 1. **De-privileging** ("Trap-and-Emulate")
- All instructions that read/write privileged state trap when executed in unprivileged level.
- Execute guest OS directly, but at unprivileged level.
- 2. Para-Virtualization
- "Modify quest operating system to provide higher-level information to VMM."
- 3. Interpretive Execution
- Add dedicated HW execution mode for running the guest OS.
- e.g. IBM 370 SIE ("start interpretive execution") instruction.
- Reduces number of required traps.
- 4. Binary Translation
- Used in WMWare.



### **Trap&Emulate: Definitions**

**Privileged State**: Part of system state that determines resource allocation, e.g., addressing context, processor mode.

Control Sensitive Instruction: Changes privileged state.

Example: manipulate status register, return from interrupt

Behavior Sensitive Instruction: Exposes privileged state.

Example: load physical address

Sensitive Instruction: Control or behavior sensitive

#### Formal Requirements for Virtualizable Third Generation Architectures

Gerald J. Popek University of California, Los Angeles and Robert P. Goldberg Honeywell Information Systems and Harvard University

witrual machine systems have been implemented on a imited number of third generation computer systems, e.g. CP-67 on the IBM 360,67. From previous empirical studies, it is known that certain third generation computer systems, e.g. the DEC PDP-10, cannot support a virtual generation-like computer system is developed. Formal techniques are used to derive precise sufficient conditions to test whether such an architecture can support virtual to test whether such an architecture can support virtual

generation architecture, sensitive instruction, formal requirements, abstract model, proof, virtual machine, virtual memory, hypervisor, virtual machine monitor CR Categories: 4.32, 4.35, 5.21, 5.22

Copyright (5) 1975. Association for Computing Machinery, Inc. of this material is granted provided that ACM's copyright neities given and that reference is made to the publication, to its data by permission of the Association for Computing Machinery.

This is a revised version of a paper presented at the Fourth John Computing Machinery. This is a revised version of a paper presented at the Fourth John Computing Machinery. The control of the Association for Computing Machinery. The control of the Association for Computing Machinery. The control of the Association of Computing Machinery. The Computing Computing Machinery and Computing Compu

This research was supported in part by the U.S. Atomic Energy Commission, Contract No. AT(11-1) Gen 10, Project 14 and in part by the Electronic Systems Division, U.S. Air Force, Hanscom Field, Bedford, Massachusetts under Contract Number F19628-70-0217.

Authors' addresses: Gerald J. Popek, Computer Science Department, University of California, Los Angeles CA 90024; Robert P. Goldberg Honogonall Information Systems Waltham MA 02156.

of the ACM July 1974 Volume 17 Number 7

# Trap&Emulate: Definitions

**Privileged State**: Part of system state that determines resource allocation, e.g., addressing context, processor mode.

**Control Sensitive Instruction**: Changes privileged state.

Behavior Sensitive Instruction: Exposes privileged state.

"Innocuous" Instruction: not sensitive.

**Privileged Instruction**: Traps when executed in user rather than in kernel mode (NOOP not sufficient!)

#### Formal Requirements for Virtualizable Third Generation Architectures

Gerald J. Popek University of California, Los Angeles and Robert P. Goldberg Honeywell Information Systems and Harvard University

limit of unan flactanic by Steem have becoming reactive on a limit of the MBM 360/67. From previous empirical studies, it is known that certain third generation computer systems, e.g., the DEC PDP-10, cannot support a virtual machine system. In this paper, model of a thirdgeneration-like computer system is developed. Formal techniques are used to derive precise sufficient conditions to test whether such an architecture can support virtual

Key Words and Phrases: operating system, third generation architecture, sensitive instruction, formal requirements, abstract model, proof, virtual machine virtual memory, hypervisor, virtual machine monitor CR Categories: 43, 24, 35, 521, 522

Copyright (2) 1978, Association for Compusing Machinery, Inc. General permission to republish, but not for profit, all or part of this material is granted provided that ACM's copyright notice is given and that reference is made to the publication, to its date of issue, and to the fact that regressing privileges were granted by the control of the con

This research was supported in part by the U.S. Atomic Energy Commission, Contract No. AT(11-1) Gen 10, Project 1and in part by the Electronic Systems Division, U.S. Air Fore Hanscom Field, Bedford, Massachusetts under Contract Number F19628-70.0217.

Authors' addresses: Gerald J. Popek, Computer Science Deartment, University of California, Los Angeles CA 90024; Robert Goldberg, Honeywell Information Systems, Waltham, MA 02154.

Communications of the ACM July 1974 Volume 17 Number 7

# Trap&Emulate: Requirements

#### Theorem:

"For any conventional third generation [1974] computer, a virtual machine monitor may be constructed if the set of sensitive instructions for that computer is a subset of the set of privileged instructions."

#### In English:

A system is virtualizable by Trap & Emulate if all sensitive instructions are privileged.

Note: An instruction is sensitive when it is control or behavior sensitive.

#### Formal Requirements for Virtualizable Third Generation Architectures

Gerald J. Popek University of California, Los Angeles and Robert P. Goldberg Honeywell Information Systems and Harvard University

Virtual machine systems have been implemented on a limited number of third generation computer systems, e.g. CP-67 on the IBM 360/67. From previous empirical studies, it is known that certain third generation compute systems, e.g. the DEC PDP-10, cannot support a virtual machine system. In this paper, model of a third-generation-like computer system is developed. Formal techniques are used to derive precise sufficient conditions to test whether such an architecture can support virtual machines.

generation architecture, sensitive instruction, formal requirements, abstract model, proof, virtual machine virtual memory, hypervisor, virtual machine monitor CR Categories: 4.32, 4.35, 5.21, 5.22

Copyright © 1974, Association for Computing Machinery, Inc. General permission to republish, but not for profit, all or part of this material is granted provided that ACM's copyright notice of issue, and to the fact that representation of issue, and to the fact that representing privileges were granted by permission of the Association for Computing Machinery. Corrib ACM Symposium on Operating Systems Principles, IBM Thomas J. Watson Research Center, Yorktown Heights, New York, October 15-19, 1973 ss. successful in cart by the U.S. Atomic

This research was supported in part by the U.S. Atomis Energy Commission, Contract No. AT(11-1) Gen 10, Project 14 and in part by the Electronic Systems Division, U.S. Air Force, Hanscom Field, Bedford, Massachusetts under Contract Number F19628-70-20217.

Authors' addresses: Gerald J. Popek, Computer Science Department, University of California, Los Angeles CA 90024; Robert P. Goldberg Honogonall Information Systems Waltham MA 02156.

of the ACM Volume 17 Number 7

#### Two Obstacles to T&E Virtualization

Examples are for x86.

#### **Visibility of Privileged State**

- Current Privilege Level is stored in code segment register.
   Guest therefore can know that it runs in de-privileged mode.
- Interrupt descriptor table in virtual memory.

#### Lack of Traps when Privileged Instructions run at User-Level

- Some control-sensitive instructions generate NOOP in user mode rather than generating a trap.
- e.g. POPF "pop flags", which modifies ALU and system flags, must generate trap for VMM to intervene.

### Example – More Troubles with POPF

#### Lack of Traps when Privileged Instructions run at User-Level

- Some control-sensitive instructions generate NOOP in user mode rather than generating a trap.
- e.g. POPF "pop flags", which modifies ALU and system flags, must generate trap for VMM to intervene.

x86 allows POPF in user mode, but simply does not update interrupt flag (IF) in the system flags if executed in user mode. (This protects OS from mis-behaving users programs.)

If operating system runs in user mode, it has no way to know whether to enable interrupts or not.

### **Techniques in Classical Virtualization**

- **1. De-privileging** ("trap-and-emulate")
- All instructions that read/write privileged state trap when executed in unprivileged level.
- Execute guest OS directly, but at unprivileged level.
- 2. Para-Virtualization
- "Modify quest operating system to provide higher-level information to VMM."
- 3. Interpretive Execution
- Add dedicated HW execution mode for running the guest OS.
- e.g. IBM 370 SIE ("start interpretive execution") instruction.
- Reduces number of required traps.
- 4. Binary Translation
- Used in WMWare.

### Virtualization Techniques: Paravirtualization


Present software interface (the "para-API") to virtual machines that is similar but not identical to that of the underlying hardware.

Provide specially defined 'hooks' to allow the guest(s) to hand over handling of problematic portions of code to VMM.

para API

Requires the guest operating system to be **explicitly ported** for the **para-API**.

- A conventional O/S distribution that is not paravirtualization-aware cannot be run on top of a paravirtualized VMM!
- Xen solution for closed-source O/Ss: paravirtualizationaware device drivers (e.g. XenWindowsGpIPv project) to be installed in guest O/S.



### **Techniques in Classical Virtualization**

- 1. **De-privileging** ("trap-and-emulate")
- All instructions that read/write privileged state trap when executed in unprivileged level.
- Execute guest OS directly, but at unprivileged level.
- 2. Para-Virtualization
- "Modify quest operating system to provide higher-level information to VMM."
- 3. Interpretive Execution
- Add dedicated HW execution mode for running the guest OS.
- e.g. IBM 370 SIE ("start interpretive execution") instruction.
- Reduces number of required traps.
- 4. Binary Translation
- Used in WMWare.

### VMware Software VMM: Binary Translation

**Observation:** Traditionally, software VMMs run very slow due to interpretation.

#### **Binary Translation:**

- Replace sensitive instructions in guest binary on-the-fly and replace by emulation code.
- Binaries as input, not source code.
- Dynamic translation at run-time.
- Input is full x86 instruction set. Output is safe subset.


# Binary Translation: Simple Example

```
int isPrime(int a) {
  for (int i = 2; i < a; i++) {
    if (a % i == 0) return 0;
  }
  return 1;
}</pre>
```

<- small example, C code

# Binary Translation: Simple Example

```
<- small example, C code
int isPrime(int a) {
 for (int i = 2; i < a; i++) {
                                 isPrime:
                                                 %exc, %edi ; %ecx = %edi (argument a)
                                           mov
   if (a % i == 0) return 0;
                                                 %esi, $2
                                                            ; i = 2
                                           mov
                                                 %esi, %ecx ; is i >= a?
                                           cmp
 return 1;
                                                 prime ; jump if yes
                                            jge
                                 nexti:
                                                 %eax, %ecx ; set %eax = a
                                           mov
                                            cdq
                                                            ; sign-extend
                                                           ; a % i
                                           idiv
                                                 %esi
                                           test %edx, %edx ; is remainder zero?
                                                 %notPrime ; jump is yes
                                            jz
                                                             ; i++
                                            inc
  same code, compiled ->
                                                 esi, ecx ; is i >= a?
                                           cmp
                                            jl
                                                 nexti ; jump if no
                                                 %eax, $1
                                                            ; return value in %eax
                                 prime:
                                           mov
                                           ret
                                 notPrime:
                                                 %eax, %eax ; %eax = 0
                                           xor
                                            ret.
```



```
Translation Result
                                isPrime': mov
                                               %exc, %edi ; IDENT
                                               %esi, $2
                                         mov
                                               %esi, %ecx
                                         cmp
 isPrime:
                %exc, %edi ; %e
           mov
                                               [takenAddr]; JCC
                                         jge
                %esi, $2 ; i
           mov
                %esi, %ecx ; is
                                                         ; fall-through into next CFF
           cmp
                prime ; ju nexti': mov
                                               %eax, %ecx ; IDENT
           jge
                                         cdq
                %eax, %ecx ; se
 nexti:
                                         idiv %esi
                          ; si
           cdq
           idiv %esi
                                         test %edx, %edx
                                         jz
                                              notPrime'; JCC
           test %edx, %edx ; is
                                                        ; fall-through into next CFF
                notPrime ; jum
                %esi ; i+
                                                      ; IDENT
           inc
                                         cmp %esi, %ecx
                %esi, %ecx ; is
           cmp
                                         jl
                                               nexti'; JCC
                nexti ; ju
           jl
                %eax, $1 ; re
                                         jmp [fallthrAddr3]
 prime:
           mov
           ret
                %eax, %eax ; %e notPrime': xor
                                               %eax, %eax ; IDENT
 notPrime: xor
                                                         ; RET
                                         pop
                                               %gs:0xff39eb8(%rip), %rcx; spill $rcx
                                         movzx %ecx, $r11b
                                               %gs:0xfc7dde0(8*%rcx)
```

## Binary Translation: Observations

#### Observation: This approach scales well:

- e.g., Windows XP boot/halt translates to
  - 229,347 64-bit translation units (TUs) of up to 12 instructions.
  - 23,909 32-bit TUs
  - 6,680 16-bit TUs

#### Observation: Translated code has good instruction-cache locality.

- Translator captures execution trace of guest code.
- Rarely-executed code (e.g. error handling) is placed off the "hot" execution path.

# Most Instructions need no Translation, except

- 1. Instructions that are affected by translation, because code layout changes:
  - PC-relative addressing
  - Direct control flow (direct calls, branches, jumps)
  - Indirect control flow (jmp, call, ret)

#### 2. Sensitive instructions:

- Some instructions run faster in binary translation mode than native.
  - e.g. cli (clear interrupts) on Pentium 4 takes 60 cycles; replaced by vcpu.flags.IF:=0.
- Other operations (e.g. context switch) may need to call out to a runtime, with lots of overhead.

#### What about User-Level Code?

Use "direct execution" of guest user-code

Use Binary Translation of guest kernel-code

Observation: Binary Translation is not needed for safe execution of "most user code" on "most guest operating systems".

Application

Guest OS

Hypervisor

Hardware

### Virtualization - Mechanisms

- How does Virtualization work?
- Virtualization: What is the issue?
- Virtualization Techniques:
  - De-privileging ("Trap & Emulate")
  - Para-Virtualization
  - Binary Translation