

Translation Lookaside Buffers

- Page table lookups are expensive!
- Caching of page table entries
- Translation Lookaside Buffers (TLBs)
- Software-managed TLBs: MIPS

Recall: Address Translation for Two-Level Paging Physical Memory PTBR MMU PTBR Physical Memory PHYSICAL MEMORY





Memory Translation with a TLB

page nr. frame nr.

- 1. Split virtual address, use page number.
- 2. Look in the TLB to see if we find translation entry for page.
 - If YES, use frame number.
 - If NO, system must locate page entry in main-memoryresident page table, load it into TLB, and start again.

Parameters of the TLB

page nr.

frame nr.


Parameters of TLBs


Size: 12 – 4096 entries


Lookup latency: 0.5 – 1 clock cycles


Miss penalty: 10 – 100 clock cycles


Target miss rate: 0.01% – 1%






















Memory Translation -- MIPS Style

- Principle: Make do with as little hardware as possible.
- Apart from a register with the ASID, the MMU is just the TLB.
 - The rest is all implemented in software!
- When TLB cannot translate an address, a special exception (TLB refill) is raised.
 - Software then takes over.



Software managed TLBs: TLB Refill Exception

- 1. Figure out if this virtual address is valid.
 - If not, trap to handling of address errors.
- 2. If address is valid, construct TLB entry.
- 3. If TLB already full, select an entry to discard.
- 4. Write the new entry into the TLB.



The MIPS TLB: TLB Entry Fields input output Flags **VPN ASID** PFN N D V VPN: Virtual page number PFN: Physical frame number **ASID**: identifies the address N: cacheable / non-cacheable space D: "write-control" bit (set to 1 if G: if set, disables the matching writeable) with the ASID V: valid bit System-wide TLB Page table (in memory) ASID VPN PFN Flags PFN Flags

TLBs: Summary

- Translation Lookaside Buffers (TLBs)
- Page table lookups are expensive!
- Caching of page table entries
- Hardware-managed vs. Software-managed TLBs
- TLBs on the MIPS