
Small Signal Analysis of BJTs Amplifiers

BJT Amplifier Design

- A BJT amplifier circuit should be designed to
 - 1. Ensure that the BJT operates in the active mode,
 - 2. Allow the desired level of DC current to flow, and
 - 3. Couple to a small-signal input source and to an output "load".
- → Proper "DC biasing" is required!

 (DC analysis using large-signal BJT model)




Key amplifier parameters:

(AC analysis using small-signal BJT model)


- Voltage gain $A_v \equiv v_{out}/v_{in}$
- Input resistance $R_{in} \equiv$ resistance seen between the input node and ground (with output terminal floating)
- Output resistance $R_{out} \equiv$ resistance seen between the output node and ground (with input terminal grounded)

Large-Signal vs. Small-Signal Models

• The large-signal model is used to determine the DC operating point $(V_{\rm BE}, {\sf B} \sim V_{\rm CE}, I_{\rm B}, I_{\rm C})$ of the BJT.



• The small-signal model is used to determine how the output responds to an input signal.



Small Signal Analysis of BJT

For the amplifier circuit analysis:-

a) Ac current gain

b) Voltage gain


c) Input Impedance

d) Output Impedance

Small-Signal Models for Independent Sources

• The voltage across an independent voltage source does not vary with time. (Its small-signal voltage is always zero.)

It is regarded as a short circuit for small-signal analysis.



• The current through an independent current source does not vary with time. (Its small-signal current is always zero.)

It is regarded as an open circuit for small-signal analysis.

Comparison of Amplifier Topologies

Common Emitter

- Large $A_{\rm v} < 0$
 - Degraded by $R_{\rm E}$
 - Degraded by $R_{\rm B}/(\beta+1)$
- Moderate $R_{\rm in}$
 - Increased by $R_{\rm B}$
 - Increased by $R_{\rm E}(\beta+1)$
- $R_{\text{out}} \cong R_{\text{C}}$
- r_0 degrades A_v , R_{out} but impedance seen looking into the collector can be "boosted" by emitter degeneration

Common Base

- Large $A_v > 0$
 - -Degraded by $R_{\rm E}$ and $R_{\rm S}$
 - Degraded by $R_{\rm B}/(\beta+1)$
- Small R_{in}
 - Increased by $R_{\rm B}/(\beta+1)$
 - Decreased by $R_{\rm E}$
- $R_{\text{out}} \cong R_{\text{C}}$
- r_o degrades A_v, R_{out}
 but impedance seen
 looking into the collector
 can be "boosted" by
 emitter degeneration

BJT Small Signal Analysis

Emitter Follower

- $0 < A_v \le 1$
 - Degraded by $R_{\rm B}/(\beta+1)$
- Large R_{in} (due to $R_E(\beta+1)$)
- Small R_{out}
 - Effect of source impedance is reduced by β +1
 - Decreased by $R_{\rm E}$
- r_0 decreases A_v , R_{in} , and R_{out}

In transistor r_e model:

(Common Emitter Configuration)

- a) Fixed Bias
- b) Voltage divider
- c) Emitter Follower Configuration
- d) Common-Base Configuration

BJT Small Signal Analysis

- $\mathbf{r}_{\mathbf{e}}$ transistor model employs a diode and controlled current source to duplicate the behavior of a transistor in the region of interest.
- The $\mathbf{r}_{\mathbf{e}}$ and hybrid models will be used to analyze small-signal AC analysis of standard transistor network configurations.

Ex: Common-base, common-emitter and common-collector configurations.

• The network analyzed represent the majority of those appearing in practice today.

Circuit for Small Signal Analysis

AC equivalent of a network is obtained by:

- 1. Setting all DC sources to zero
- 2. Replacing all capacitors by s/c equiv.
- 3. Redraw the network in more convenient and logical form

In realistic and useful electronic circuit, the input can be decomposed into two separate components:

- \succ The DC component, V_1
- \triangleright The small signal component, $v_i(t)$


The DC component signal is not a function of time (as a constant e.g. $V_I=12V$)

The small-signal component $v_i(t)$ is a function of time. This signal is an AC signal

This signal $v_i(t)$ is referred as the small-signal component because its magnitude is

generally small for all time t

DC and Small-Signal Components



DC and Small-Signal Components

- The purpose of DC analysis is to establish a Q-point (quiescent point) or DC operating point. The goal is to set the Q-point such that it does not go into saturation or cutoff when an ac signal is applied
- If the Q-point is in active region, the transistor can operate as an amplifier.
- The purpose of AC analysis is to obtain the gain (ratio of output voltage and input voltage)


To obtain

```
Current and Voltage Gain, A_i and V_i
Input Impedance, Z_i
Output Impedance, Z_o
```

by adopting simple circuit model or transistor equivalent model.


AC Analysis for BJT Circuit

- AC analysis;
 - ➤ Short all capacitors
 - ➤ Open circuit all DC Supplies and ground them



Transistor r_e model


- · High dynamic output resistance
- Transistor can replaced by a current source



B ο $r_i = βr_e$ • BE junction is forward biased
• Junction is replaced by r_i


Equivalent circuit between C&E

Equivalent circuit between Base&E




R_e Model for Common Emitter (CE) Transistor Configuration

R_e Model for Common Base (CB) Configuration




R_e Model for Common Base (CB)Transistor Configuration

Common Emitter Fixed-Bias Configuration



Removal of effect V_{cc}, C₁ and C₂

Impedance Calculations



Redrawn Network for CE Configuration

Input Impedance (Zi):-

 \mathbf{Z}_{i} :

$$Z_i = R_B || \beta r_e|$$
 ohms (1)

Determine β , r_e , and r_o :

 β and r_o : look in the specification sheet for the transistor or test the transistor using a curve tracer.

re: calculate re using dc analysis:

 $r_{\rm e} = \frac{26 \text{mV}}{I_{\rm E}}$

$$\begin{bmatrix}
\mathbf{Z_i} \cong \boldsymbol{\beta} \mathbf{r_e} \\
R_B \ge 10 Br_e
\end{bmatrix} \text{ ohms} \tag{2}$$

Output Impedance (Zo)

The output impedance Zo determined V_i =0, for Fig. when V_i =0, I_i = I_b =0, resulting in an open circuit equivalence for the current source. The result for the Fig shown configuration :

ivalence for the current figuration:

$$|\mathbf{Z}_{o}| = \mathbf{R}_{\mathbf{C}} ||\mathbf{r}_{o}|$$
 ohms

 $|\mathbf{Z}_{o}| = \mathbf{R}_{\mathbf{C}} ||\mathbf{r}_{o}|$ ohms

(3)

If $r_o \ge 10 R_C$ the approximation $R_C || r_o \cong R_C$ is frequently applied and

Voltage Gain (Av)

 A_v : The resistors r_o and R_C are in parallel,

$$V_o = -\beta I_b(R_C || r_o)$$
 (5)

$$\begin{cases} :: \quad v_0 = -I_o R_C \\ \text{where } I_o \approx I_C \approx BI_b \end{cases}$$

$$I_b = \frac{V_i}{\beta_{r_c}} \tag{6}$$

$$V_o = -\beta \left(\frac{V_i}{\beta_{r_e}}\right) (R_C || r_o)$$
 (7)

From Eq. 5 and 6

$$A_{v} = \frac{V_{o}}{V_{i}} = -\frac{(R_{c} || r_{o})}{r_{o}}$$
 (8)

If
$$r_o \ge 110R_C$$

$$\mathbf{A}_{\mathbf{v}} = -\frac{\mathbf{R}_{\mathbf{C}}}{\mathbf{r}_{\mathbf{c}}} r_{o} \ge 10R_{\mathbf{C}} \tag{9}$$

Current gain (A_i) :- Apply the current divider rule to input and output of circuit

$$I_o = \frac{(.r_o)(\beta I_b)}{r_o + R_C}$$
 (10)

and
$$\frac{I_0}{I_b} = \frac{r_o \beta}{r_o + R_C}$$

$$I_b = \frac{(R_B)(I_i)}{R_B + \beta_{r_e}}$$

or
$$\frac{I_b}{I_i} = \frac{R_\beta}{R_\beta + \beta r_e} \tag{12}$$

The result is

$$A_{i} = \frac{I_{o}}{I_{i}} = \left(\frac{I_{o}}{I_{b}}\right) \left(\frac{I_{b}}{I_{i}}\right) = \left(\frac{r_{o}\beta}{r_{o} + R_{C}}\right) \left(\frac{R_{B}}{R_{B} + \beta r_{e}}\right) \quad (13)$$

(11)

and

$$A_i = \frac{I_o}{I_i} = \frac{\beta R_B r_o}{(r_o + R_C)(R_B + \beta r_e)}$$
(14)

which is certainly an unwieldy complex expression.

However, if $r_o \ge 10R_C$ and $R_B \ge \beta r_e$, which is often the case,


$$A_i = \frac{I_o}{I_i} \cong \frac{\beta R_B r_o}{(r_o)(R_B)} \tag{15}$$

$$A_{i} \cong \beta \quad r_{0} \geqslant 10R_{C}, R_{B} \geqslant 10\beta r_{e} \tag{16}$$

Current Gain from Voltage Gain:

$$A_{i} = -A_{v} \frac{Z_{i}}{R_{C}}$$

Phase Relationship



The negative sign in Av equation indicate that a 180 degree phase shift occurs between input and output.

The phase relationship between input and output is 180 degrees. The negative sign used in the voltage gain formulas indicates the inversion.