128Mbit SDRAM

2M x 16Bit x 4 Banks Synchronous DRAM LVTTL

> Revision 0.1 June 2001

* Samsung Electronics reserves the right to change products or specification without notice.



Revision History

Revision 0.0 (November 18, 2000)

• First generation.

Revision 0.1 (June 20, 2001)

• Final Specification.



2M x 16Bit x 4 Banks Synchronous DRAM

FEATURES


- JEDEC standard 3.3V power supply
- · LVTTL compatible with multiplexed address
- · Four banks operation
- MRS cycle with address key programs
 - -. CAS latency (2 & 3)
 - -. Burst length (1, 2, 4, 8 & Full page)
 - -. Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock.
- · Burst read single-bit write operation
- · DQM for masking
- · Auto & self refresh
- 64ms refresh period (4K cycle)
- Industrial Temperature Operation (- 40 to 85 °C)

GENERAL DESCRIPTION

The K4S281632C is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package
K4S281632C-TI/P75	133MHz(CL=3)		54
K4S281632C-TI/P1H	100MHz(CL=2)	LVTTL	TSOP(II)
K4S281632C-TI/P1L	100MHz(CL=3)		()



^{*} Samsung Electronics reserves the right to change products or specification without notice.



PIN CONFIGURATION (Top view)

VDD	54 Vss 53 DQ15 52 Vssq 51 DQ14 50 DQ13 49 VDDQ 48 DQ12 47 DQ11 46 Vssq 45 DQ10 44 DQ9 43 VDDQ 42 DQ8 41 Vss 40 N.C/RFU 39 DUDQM 38 CLK 37 CKE 36 N.C 35 A11 34 A9 33 A8 32 A7 31 A6 30 A5 29 A4 28 Vss	54Pin TSOP (II) (400mil x 875mil) (0.8 mm Pin pitch)
-----	---	--

PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
CS	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A11	Address	Row/column addresses are multiplexed on the same pins. Row address : RA ₀ ~ RA ₁₁ , Column address : CA ₀ ~ CA ₈
BAo ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column address strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
L(U)DQM	Data input/output mask	Makes data output Hi-Z, tsHz after the clock and masks the output. Blocks data input when L(U)DQM active.
DQ0 ~ 15	Data input/output	Data inputs/outputs are multiplexed on the same pins.
VDD/Vss	Power supply/ground	Power and ground for the input buffers and the core logic.
VDDQ/Vssq	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No connection /reserved for future use	This pin is recommended to be left No Connection on the device.



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin, Vout	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Тѕтс	-55 ~ +150	°C
Power dissipation	PD	1	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, T_A = -40 to 85 °C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd, Vddq	3.0	3.3	3.6	V	
Input logic high voltage	Vih	2.0	3.0	VDD+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Voн	2.4	-	-	V	Iон = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IoL = 2mA
Input leakage current	llı	-10	-	10	uA	3

Notes: 1. VIH (max) = 5.6V AC. The overshoot voltage duration is ≤ 3 ns.

- 2. VIL (min) = -2.0V AC. The undershoot voltage duration is \leq 3ns.
- 3. Any input $0V \le VIN \le VDDQ$,

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

CAPACITANCE (VDD = 3.3V, TA = 23°C, f = 1MHz, VREF = 1.4V ± 200 mV)

Pin	Symbol	Min	Max	Unit	Note
Clock	Cclk	2.5	4.0	pF	1
RAS, CAS, WE, CS, CKE, DQM	Cin	2.5	5.0	pF	2
Address	Cadd	2.5	5.0	pF	2
DQ0 ~ DQ15	Соит	4.0	6.5	pF	3

Notes: 1. -75 only specify a maximum value of 3.5pF

- 2. -75 only specify a maximum value of 3.8pF
- 3. -75 only specify a maximum value of 6.0pF



DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, $T_A = -40$ to 85 °C)

Parameter	Symbol	Test Condition			Version		Unit	Note
Parameter	Symbol	rest Condition	rest condition			-1L	Unit	Note
Operating current (One bank active)	lcc1	Burst length = 1 tRc ≥ tRc(min) lo = 0 mA		150	140	140	mA	1
Precharge standby current in	Icc2P	CKE ≤ Vı∟(max), tcc = 10ns			1		mA	
power-down mode	Icc2PS	CKE & CLK≤ Vı∟(max), tcc = ∞			1	IIIA		
Precharge standby current in	Icc2N	CKE \geq VIH(min), $\overline{\text{CS}} \geq$ VIH(min), $\overline{\text{tc}} =$ Input signals are changed one time d			20		mA	
non power-down mode	Icc2NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc Input signals are stable		7				
Active standby current in	ІссзР	CKE ≤ Vı∟(max), tcc = 10ns		5		m A		
power-down mode	Icc3PS	CKE & CLK≤VIL(max), tcc = ∞		5		IIIA		
Active standby current in non power-down mode	Icc3N	CKE \geq VIH(min), $\overline{CS} \geq$ VIH(min), $\overline{tc}c =$ Input signals are changed one time d		30		mA		
(One bank active)	Icc3NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc Input signals are stable	= ∞	20			mA	
Operating current (Burst mode)	Icc4	lo = 0 mA Page burst 4Banks Activated tccp = 2CLKs	180	145	145	mA	1	
Refresh current	ICC5	trc ≥ trc(min)	220	210	210	mΑ	2	
Self refresh current	Icce	CKE < 0.2V		1.5			mA	3
Con Tonicon Current	1000	Icc6 CKE ≤ 0.2V		800			uA	4


Notes: 1. Measured with outputs open.

- 2. Refresh period is 64ms.
- 3. K4S281632C-TI**
- 4. K4S281632C-TP**
- 5. Unless otherwise noted, input swing level is CMOS(VIH/VIL=VDDQ/VSSQ)



AC OPERATING TEST CONDITIONS (VDD = $3.3V \pm 0.3V$, TA = -40 to 85 °C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter		Cumbal		Version		l loit	Note
Parameter		Symbol	- 75	-75 -1H -1L 15 20 20 ns 20 20 ns 20 20 ns 20 20 ns 45 50 50 ns 100 us 65 70 70 ns 2 CLK 2 CLK + tRP 1 CLK 1 CLK	Note		
Row active to row active delay		trrd(min)	15	20	20	ns	1
RAS to CAS delay		trcd(min)	20	20	20	ns	1
Row precharge time		trp(min)	20	20	20	ns	1
Row active time	Deve active time		45	50	50	ns	1
Row active time		tras(max)		us			
Row cycle time	Row cycle time		65	70	70	ns	1
Last data in to row precharge		trdl(min)		2	CLK	2	
Last data in to Active delay		tdal(min)		2 CLK + tRP		-	
Last data in to new col. address	delay	tcdl(min)		CLK	2		
Last data in to burst stop		tBDL(min)		CLK	2		
Col. address to col. address dela	Col. address to col. address delay		tccd(min) 1 CL		CLK	3	
Number of volid output data	CAS lat	ency=3		2			4
Number of valid output data	CAS lat	ency=2	-	1		ea	4

Notes : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.



AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parame	iter	Symbol	- 7	75	- 1	1 H	- 1L		Unit	Note
i di dille		Symbol	Min	Max	Min	Max	Min	Max	Oiiii	Note
CLK cycle time	CAS latency=3	tcc	7.5	1000	10	1000	10	1000	ns	1
ozir oyoro umo	CAS latency=2	100	-	1000	10	1000	12	1000	113	'
CLK to valid	CAS latency=3	tsac		5.4		6		6	ns	1,2
output delay	CAS latency=2	ISAC		-		6		7	115	1,2
Output data	a CAS latency=3	tон	3		3		3		ns	2
hold time	CAS latency=2	тон -	-		3		3		113	2
CLK high pulse width		tсн	2.5		3		3		ns 3	
CLK low pulse width		tcL	2.5		3		3		ns	3
Input setup time		tss	1.5		2		2		ns	3
Input hold time		tsн	0.8		1		1		ns 3	
CLK to output in Low-Z		tsLz	1		1		1		ns	2
CLK to output in Hi-Z	CAS latency=3	tsHZ		5.4		6		6	ne	
OLIV to output III I II-2	CAS latency=2	ionz		-		6		7	- ns	

Notes: 1. Parameters depend on programmed CAS latency.

- 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.

DQ BUFFER OUTPUT DRIVE CHARACTERISTICS

Parameter	Symbol	Condition	Min	Тур	Max	Unit	Notes
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	1.37		4.37	Volts/ns	3
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	1.30		3.8	Volts/ns	3
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	2.8	3.9	5.6	Volts/ns	1,2
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	2.0	2.9	5.0	Volts/ns	1,2

Notes : 1. Rise time specification based on 0pF + 50 Ω to Vss, use these values to design to.

- 2. Fall time specification based on 0pF + 50 Ω to VDD, use these values to design to.
- 3. Measured into 50pF only, use these values to characterize to.
- 4. All measurements done with respect to Vss.



SIMPLIFIED TRUTH TABLE

Command		CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	BA 0,1	A10/AP	A11, A9 ~ A0	Note		
Register	Mode regis	ter set	Н	Х	L	L	L	L	Х		OP cod	e	1,2	
	Auto refresh		Н	Н	L	L	L	Н	Х		Х		3	
Refresh Self fefresh	Entry	11	L		_	_	''	^		^		3		
	Exit	L	Н	L	Н	Н	Н	Х		Х		3		
	10.100.1	LXII	_	''	Н	Х	Х	Х	^		^		3	
Bank active & row	addr.		Н	Х	L	L	Н	Н	Х	V	Rowa	address		
Read &	Auto precha	arge disable	Н	Х		Н		Н	Х	V	L	Column address	4	
column address	Auto precha	arge enable	п	^	L	П	L	"	^	V	Н	(A0 ~ A8)	4,5	
Write &	Auto precha	arge disable	Н	Х	L	Н	L		V	V	L	Column	4	
column address Auto prech	arge enable] "	^	_	'''	_	L	Х	V	Н	(Ao ~ As)	4,5		
Burst stop			Н	Х	L	Н	Н	L	Х		Х		6	
Precharge	Bank selec	tion	П	Н	Х	L	L	Н	L	Х	V	L	Х	
Frecharge	All banks		П	^		_			^	ХН		^		
		Entry	Н	L	Н	Х	Х	Х	Х		•			
Clock suspend or active power down	n	Littiy	- ''		L	V	V	V	^	X				
, and the same of the same		Exit	L	Н	Х	Х	Х	Х	Х					
		Cotor	Н	L	Н	Х	Х	Х	Х					
Precharge power	down modo	Entry	П	_	L	Н	Н	Н	^		Х			
Precharge power	down mode	Exit	L	Н	Н	Х	Х	Х	Х		^			
		EXIL	L		L	V	V	V	^					
DQM			Н		-	Х		-	V		Х		7	
No opposion				V	Н	Х	Х	Х	V		v			
No operation com	manu		Н	Х	L	Н	Н	Н	Х	X				

Notes: 1. OP Code: Operand code

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Ao ~ A11 & BAo ~ BA1 : Program keys. (@ MRS)

- 2. MRS can be issued only at all banks precharge state.
 - A new command can be issued after 2 CLK cycles of MRS.
- 3. Auto refresh functions are as same as CBR refresh of DRAM.
 - The automatical precharge without row precharge command is meant by "Auto".
 - Auto/self refresh can be issued only at all banks precharge state.
- 4. BA₀ ~ BA₁ : Bank select addresses.
 - If both BAo and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
 - If both BAo is "Low" and BAo is "High" at read, write, row active and precharge, bank B is selected.
 - If both BAo is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.
 - If both BAo and BA1 are "High" at read, write, row active and precharge, bank D is selected.
 - If A_{10}/AP is "High" at row precharge, BAo and BA1 is ignored and all banks are selected.
- 5. During burst read or write with auto precharge, new read/write command can not be issued.
 - Another bank read/write command can be issued after the end of burst.
 - New row active of the associated bank can be issued at tRP after the end of burst.
- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.