**Tushar Shrivastav** 

Haoyang Zhou

### Lab 4 Report

#### Introduction


In this lab, we will be implementing a binary adder that takes in 2 two-bit integers and outputs a three-bit integer. We will use multiplexers to complete our design and will use Verilog and schematic design to implement the block diagrams. The three outputs, S2, S1, and S0, will represent the digits of the sum.


We derived the behavior of the binary adder into a truth table, and created the K-maps from it. Then listed the equations when we use A1 input as a select line for 3 multiplexers to determine the outputs S2, S1, and S0.

[Rest of Report Continued on next page]


# **KMAPS & Logic Expressions**

	PART 2 - Create schematic Options for circuit outputs
	a) using A1 for select bit
1	) Knups = 5 4. 2
Ь	1) A 300 01 11 10 enpression
	A, B, + A, B, B, + A, A, B, B
•	(01)
	A = 1







## **Final Schematic**



### **S2 Schematics**







### Final Verilog Code

```
module Mux2to1(x1,x2,A1,f);
 1
2
3
            input x1,x2,A1;
output f;
4
5
6
7
8
9
        assign f=(~A1&x1)|(A1&x2);
endmodule
        module SO(A0,B0,f);
                input AO, BO;
                output f;
assign f = AO ^ BO;
11
12
13
        endmodule
14
15
16
        module S1F0(A0,B0,B1,f);
             input A0, B0, B1;
             output f;
17
18
19
20
21
22
23
24
25
             assign f = (~A0&B1)|(B1&~B0)|(A0&~B1&B0);
        endmodule
        module S1F1(A0,B0,B1,f);
             input A0, B0, B1;
             output f;
             assign f = (A0\&B1\&B0) | (~B1\&~B0) | (~A0\&~B1);
        endmodulé
```

### **Problems During Testing**

We did not encounter any problems during testing since we tested our results in the waveform test before we burn it onto the FPGA.





### **Conclusion**

In this lab, we actually applied Verilog to build circuits on top of the simulation and circuit building we did in prior labs. Our primary challenges were when needing to show the circuit on the FPGA board, but we pretty much fixed that by using a different board. Generally any other challenges were just working with the software to convert verilog and schematics onto the main block diagram using the create schematic into symbol option.