
COEN 21 - HW #5




Using 3-to-8 binary lecoder and un OR GATE

Truthe TABLE

20/ 20/ 20/ f					Deoder value							
01	0.	0	0	1	1	0	0	10	10	0	10	a
11	0	0		0	0	1	0	0	0	0	8	a
21	0	1	0	1 1	0	0	1.	0	0	0	0	0
31	0	1	1	1 /	Ó	0	0	1	0	0	0	0
41	1-	0	0	1	0	0	0	0	1	0	0	a
51	ŀ	0	1	1	0	0	6	0	6	1		0
6)		1	0	0	0	0	6	0	0	0	1	0
7	1	1	1	1	0	0	0	0	0	0	0	1

Logic Circuit



3	
-	4.18
	The verilog code represents a 2 to 4
	decalar.
13	The style of call is NOT
7	a good choice, because it is not
3	easy to read, and can be conjusted for
	a multiplever with En as a select line.
	4.21 verilog code for an 8-3 binory encoder
2	module enc8to3(W, En, Y);
	input [7:0] W;
3	input Enj
3	input En; oretput rey [0:2] +;
3 0	
5	ahuays Q (W, En)
5	case (¿ En, W})
	8'600000001: y=3'6000;
	8'600000010: y = 3'6001;
	8'b00000100: y=3'b010;
2	8'b00004000: y=3'b011;
2	8'b00040000; y=3'b100;
2	8 600100000: y=3'5101;
2	8'b01000000. 4=3'b110.
3	8'b10000000' y = 3'b111'
2	defuntt: y=35000;
	endrase
7	endmostile
2	4.22) - The error is that YEKI is not
2	being set where WI= K.
	The second secon
2	Later to the second section of the section of the second section of the section of the second section of the sectio
2	