

COEN 21


TUSIA12
SHARVASTH

LAB#16: minicore w/ small 4-bit arithmetic logic unit

| 1. op-select input | 4-bit X inputs | 4-bit Y inputs | Arith Carry in | Operation | Notes |
|--------------------|----------------|----------------|----------------|-----------------|----------------------|
| p3 p2 p1 p0 | a3 a2 a1 a0 | b3 b2 b1 b0 | ✓ | | |
| 0 0 0 0 | a3 a2 a1 a0 | b3 b2 b1 b0 | 0 | $R = A + B$ | Add |
| 0 0 0 1 | a3 a2 a1 a0 | b3 b2 b1 b0 | 1 | $R = A + B + 1$ | Add and increment |
| 0 0 1 0 | a3 a2 a1 a0 | b3 b2 b1 b0 | 0 | $R = A - B - 1$ | Subtract & decrement |
| 0 0 1 1 | a3 a2 a1 a0 | b3 b2 b1 b0 | 1 | $R = A - B$ | Subtract |

2. → 4-bit adder symbol / → 2:1 MUX

Schematic



4. module myALU4 (P, A, B, CO, R, C4, V, Z);

input CO;

input [3:0] A, B, P;

output [3:0] R;

output [4:0] V, Z;

reg [3:0] Y;

always @(*)

begin

case (P[2:1])

2'b00: Y = B;

2'b01: Y = ~B;

2'b10: Y = 4'b0000;

2'b11: Y = 4'b1111;

endcase

end

myadder4 (P[0], A, Y, V, C4, R);

assign Z = ~(R[0] | R[1] | R[2] | R[3]);

endmodule

5.

P0 controls the carry input to 4-bit ALU.

P1 selects operation of subtracting/adding B.

P2 selects the operation to increment/decrement/transfer A.

6.

TEST PLAN

- test P₀ carry input
- test P₁ operation select 0/1
- test P₂ operation select 0/1