

CSEN 21 - Lab#5 4-bit Ripple-Carry Adder

PRE LAB 3

1. truth Table

A	B	CIN	SOUT	COUT
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$SOUT = \overline{A}\overline{B}CIN + \overline{A}B\overline{CIN} + A\overline{B}\overline{CIN} + A\overline{B}CIN$$

$$= \overline{CIN}(\overline{A}\overline{B} + \overline{A}B + A\overline{B}) + CIN(A\overline{B} + \overline{A}B)$$

using $X \oplus Y = \overline{X}Y + X\overline{Y}$ and $X \oplus Y = (X+Y) \cdot (\overline{X} + \overline{Y})$

$$\therefore SOUT = \overline{CIN} \oplus A \oplus B$$

$$COUT = \overline{A}B\overline{CIN} + A\overline{B}\overline{CIN} + A\overline{B}CIN + A\overline{B}CIN$$

$$\rightarrow \overline{CIN}(\overline{A}B + A\overline{B}) + A\overline{B}CIN + A\overline{B}CIN$$

$$\rightarrow \overline{CIN}(A \oplus B) + A\overline{B}$$

A \ B	CIN	0	1
0			
1			
0			1
1		1	1
0			1


$$COUT = AB + B\overline{CIN} + A\overline{CIN}$$

$$\text{OR } AB + (A \oplus B)CIN$$

2. Logic Circuit



3. a)



b) $5 \times 2 = 10$ Logic gates

```
4. module fullAdd(A, B, CIN, Sout, Cout);
    input A, B, CIN;
    output Sout, Cout;
    assign Sout = CIN ^ A ^ B;
    assign Cout = (CIN & (A ^ B)) | (A & B);
endmodule
```

```
5. module twoBitRippleAdd(A1, A0, B1, B0, C0, S1, S0, C2);
    input A1, A0, B1, B0, C0;
    output S1, S0, C2;
    wire Cout1;
    fullAdd(A1, A0, C0, S0, Cout1);
    fullAdd(B1, B0, Cout1, S1, C2);
endmodule
```


6.

Test Procedure

1. If $A_1, A_0, B_1, B_0, C_0,$

→ All outputs, $S_1, S_0, C_2 = 0$

2. If one input = 1 and all other inputs are 0, then...

$A_1 = 1$ then $\Rightarrow S_1 = 1, S_0 = 0, C_2 = 0$

$A_0 = 1$ then $\Rightarrow S_1 = 1, S_0 = 0, C_2 = 0$

$B_1 = 1$ then $\Rightarrow S_1 = 0, S_0 = 1, C_2 = 0$

$B_0 = 1$ then $\Rightarrow S_1 = 0, S_0 = 1, C_2 = 0$

$C_0 = 1$ then $\Rightarrow S_1 = 1, S_0 = 0, C_2 = 0$

3. Testing individual carry connections

See if $B_1, B_0 = 1$, out put carry to C_1 .

Similarly with $A_1, A_0 = 1$.