


BLDC MOTOR CONTROL


BATTERY-INPUT




TEST POINTS




BLDC MOTOR DRIVER



TEMP SENSOR




CURRENT SENSE




Note: No need to populate C17, if the DRV8323 amplifiers are configured for MOSFET VDS current sensing
Do not populate R9, R10, R11 if the DRV8323 amplifiers are configured for DC bus current sensing using the shunt resistor
Do not populate R27, R29, R32 if the DRV8323 is configured for single (1x) PWM

HALF BRIDGES




CURR SENSE



DNI R21 & R22 IF THE DRV8323 AMPLIFIERS
ARE CONFIGURED FOR MOSFET VDS CURRENT SENSING

INTERFACE



A

B

C

D

A


B

C

D



LAYER 1: SIGNAL
LAYER 2: GND
LAYER 3: +3.3 V
LAYER 4: SIGNAL




COMPONENTS MARKED 'DNI' SHOULD NOT BE POPULATED.
ASSEMBLY VARIANT: [No Variations]

PCB VIEWED FROM TOP SIDE
SOFTWARE BY: BAO PHAM

POWER SCHEME BY: AUTUMN AGUILAR

GENERATED : 8/7/2026 8:51:05 PM

Layer	Name	Material	Thickness	Constant	Board Layer Stack
	Top Overlay				
	Top Solder	Solder Resist	0.40mil	3.5	
1	LAYER 1		1.40mil		
	Dielectric 2	PP-006	2.80mil	4.1	
2	LAYER 2	CF-004	1.38mil		
	Dielectric 1	FR-4	12.60mil	4.8	
3	LAYER 3	CF-004	1.38mil		
	Dielectric 3	PP-006	2.80mil	4.1	
4	LAYER 4		1.40mil		
	Bottom Solder	Solder Resist	0.40mil	3.5	
	Bottom Overlay				



NOTICE OF OWNERSHIP AND INTELLECTUAL PROPERTY:
THIS SENIOR DESIGN PROJECT IS INDEPENDENTLY CONCEIVED, DESIGNED, AND FUNDED ENTIRELY BY THE PROJECT TEAM. NO FINANCIAL SUPPORT, PROPRIETARY MATERIALS, OR DIRECTED RESEARCH WERE PROVIDED BY CSULB OR ITS AFFILIATES. ALL INTELLECTUAL PROPERTY, DESIGNS, HARDWARE, SOFTWARE, AND DOCUMENTATION REMAIN THE SOLE PROPERTY OF THE PROJECT TEAM. CSULB CLAIMS NO OWNERSHIP, LICENSING, OR COMMERCIAL RIGHTS BEYOND ACADEMIC EVALUATION PURPOSES.

DESIGN INFORMATION	
MIN. TRACK WIDTH: 10_MIL	
MIN. CLEARANCE: 6_MIL	
MIN. VIA PAD SIZE: 20_MIL	
MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL	
PER IPC-D-275 CLASS 2 LEVEL C	
REGISTRATION TOLERANCES: METAL +/- 5_MIL, HOLES +/- 3_MIL	
HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3_MIL	
MATERIAL:	
☐ FR-408 ☒ FR-4 High Tg ☐ OTHER	
THICKNESS: ☒ 62 MIL (1.6mm) +/-10% ☐ OTHER	
TOLERANCE: ☒ ANSI IPC-6012 TYPE 3 CLASS 2	
☐ OTHER +/-	
BOW & TWIST: ☒ ANSI IPC-6012 TYPE 3 CLASS 2	
☐ OTHER +/-	
DRILLING:	
REFERENCE: ☒ AS SHOWN ☒ NC_DRILL FILES	
PTH COPPER THICKNESS: ☒ 20-30 um ☐ OTHER	
BOARD FINISH:	
SILKSCREEN: ☒ TOP ☒ BOTTOM	
SILKSCREEN COLOR: ☒ WHITE ☐ OTHER	
SOLDER RESIST COLOR: ☐ GREEN ☒ OTHER RED	
☒ MATTE ☐ SEMI-GLOSS	
SURFACE FINISH: ☒ IMMERSION GOLD (ENG) ☐ ENIG	
☐ IMM. TIN/SILVER OR EQUIV ☐ OTHER	
ARRAY/PANEL: ☐ CUT AND TRIM PER M1 BOARD OUTLINE	
☐ N.C. ROUTE ☒ V. SCORE	
CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:	
☒ ANSI IPC-A-600F CLASS -> ☐ 1 ☒ 2 ☐ 3	
☒ RoHS ☐ OTHER PER ORDER	
ALL BOARDS MUST MEET OR EXCEED EE400D REQUIREMENTS.	
ADDITIONAL REQUIREMENTS:	
MICROSECTION: ☐ YES	
BARE BOARD ELEC. TEST: ☐ NONE ☒ REQUIRED ☐ PER ORDER	



DEESC

TEAM LEAD: JON TOLDEN
THOMAS STOLPE
BAO PHAM
AUTUMN AGUILAR

PROJECT TITLE: ESC PCB FOR BLDC MOTOR	
DESIGNED FOR: CSULB EE400D SENIOR PROJECT	
FILE NAME: ESC_EE400D_PCB.PcbDoc	
PROJECT MANAGER: JON TOLDEN	LAYOUT BY: THOMAS STOLPE
SCALE: 0.72	
ALTUM DESIGNER VERSION: 26.8.1.31	