



MCU AND PERIPHERALS

STM32G474RET6




POT & DIRECTION CTRL SW




STACKABLE HEADER PINS

THESE HEADERS ARE THE STACK




CAN BUS




HALL SENSORS

PN: DRV5033, TO-92 PACKAGE




CC1101 RF MODULE





LAYER 1: SIGNAL
LAYER 2: GND
LAYER 3: +3.3 V
LAYER 4: SIGNAL




COMPONENTS MARKED 'DNI' SHOULD NOT BE POPULATED.
ASSEMBLY VARIANT: [No Variations]

PCB VIEWED FROM TOP SIDE

GENERATED : 8/7/2026 8:52:44 PM

Layer	Name	Material	Thickness	Constant	Board Layer Stack
	Top Overlay				
	Top Solder	Solder Resist	0.010mm	3.5	
1	LAYER1		0.036mm		
	Dielectric 1	PP-006	0.178mm	4.1	
2	LAYER2	CF-004	0.035mm		
	Dielectric 2	FR-4	1.001mm	4.8	
3	LAYER3	CF-004	0.035mm		
	Dielectric 3	PP-006	0.178mm	4.1	
4	LAYER4		0.036mm		
	Bottom Solder	Solder Resist	0.010mm	3.5	
	Bottom Overlay				



NOTICE OF OWNERSHIP AND INTELLECTUAL PROPERTY:
THIS SENIOR DESIGN PROJECT IS INDEPENDENTLY CONCEIVED, DESIGNED, AND FUNDED ENTIRELY BY THE PROJECT TEAM. NO FINANCIAL SUPPORT, PROPRIETARY MATERIALS, OR DIRECTED RESEARCH WERE PROVIDED BY CSULB OR ITS AFFILIATES. ALL INTELLECTUAL PROPERTY, DESIGNS, HARDWARE, SOFTWARE, AND DOCUMENTATION REMAIN THE SOLE PROPERTY OF THE PROJECT TEAM. CSULB CLAIMS NO OWNERSHIP, LICENSING, OR COMMERCIAL RIGHTS BEYOND ACADEMIC EVALUATION PURPOSES.

DESIGN INFORMATION	
MIN. TRACK WIDTH:	10_MIL
MIN. CLEARANCE:	6_MIL
MIN. VIA PAD SIZE:	20_MIL
MINIMUM ANNULAR RING 0.05mm (2ML) EXTERNAL	
PER IPC-D-275 CLASS 2 LEVEL C	
REGISTRATION TOLERANCES: METAL +/- 5_MIL, HOLES +/- 3_MIL	
HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3_MIL	
MATERIAL:	
☐ FR-408	☒ FR-4 High Tg ☐ OTHER
THICKNESS:	☒ 62 MIL (1.6mm) +/-10% ☐ OTHER
TOLERANCE:	☒ ANSI IPC-6012 TYPE 3 CLASS 2
	☐ OTHER +/-
BOW & TWIST:	☒ ANSI IPC-6012 TYPE 3 CLASS 2
	☐ OTHER +/-
DRILLING:	
REFERENCE:	☒ AS SHOWN ☒ NC DRILL FILES
PTH COPPER THICKNESS:	☒ 20-30 um ☐ OTHER
BOARD FINISH:	
SILKSCREEN:	☒ TOP ☒ BOTTOM
SILKSCREEN COLOR:	☒ WHITE ☐ OTHER
SOLDER RESIST COLOR:	☐ GREEN ☒ OTHER RED
	☒ MATTE ☐ SEMI-GLOSS
SURFACE FINISH:	
☒ IMMERSION GOLD (ENG)	☐ ENIG
☐ IMM. TIN/SILVER OR EQUIV	☐ OTHER
ARRAY/PANEL:	
☐ CUT AND TRIM PER M1 BOARD OUTLINE	
☐ N.C. ROUTE	☒ V. SCORE
CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:	
☒ ANSI IPC-A-600F CLASS ->	☐ 1 ☒ 2 ☐ 3
☒ RoHS	☐ OTHER PER ORDER
ALL BOARDS MUST MEET OR EXCEED EE400D REQUIREMENTS.	
ADDITIONAL REQUIREMENTS:	
MICROSECTION:	☐ YES
BARE BOARD ELEC. TEST:	☐ NONE ☒ REQUIRED ☐ PER ORDER



DEESC

TEAM LEAD: JON TOLDEN
THOMAS STOLPE
BAO PHAM
AUTUMN AGUILAR

PROJECT TITLE:	
MCU BOARD FOR ESC	
DESIGNED FOR:	
CSULB EE400D SENIOR PROJECT	
FILE NAME:	
MCU_EE400D_PCB.PcbDoc	
PROJECT MANAGER:	LAYOUT BY:
JON TOLDEN	THOMAS STOLPE
SCALE: 0.72	
ALTUM DESIGNER VERSION: 26.8.1.31	