

## **Unit 9. Multiplexers, Decoders, and Programmable Logic Devices**

Spring 2015

School of Electrical Engineering

Prof. Jong-Myon Kim


# Introduction

---

- ◆ Multiplexer, Decoder, Encoder, Three-State Buffer
- ◆ Read Only Memory (ROM)
- ◆ Programmable Logic Device (PLD)
- ◆ Programmable Logic Array (PLA)
- ◆ Complex Programmable Logic Device (CPLD)
- ◆ Field Programmable Gate Array (FPGA)

# Multiplexers

Fig 9-1. 2-to-1 Multiplexer and Switch Analog




logic equation for the 2 - to -1 MUX

$$Z = A' I_0 + A I_1$$

# Multiplexers

Fig 9-2. Multiplexer (1)




logic equation for the 4 - to -1 MUX

$$Z = A' B' I_0 + A' B I_1 + A B' I_2 + A B I_3$$

# Multiplexers

Fig 9-2. Multiplexer (2)




logic equation for the 8 - to - 1 MUX

$$Z = A'B'C'I_0 + A'B'CI_1 + A'BC'I_2 + A'BCI_3 \\ + AB'C'I_4 + AB'CI_5 + ABC'I_6 + ABCI_7$$

# Multiplexers

Fig 9-2. Multiplexer (3)




logic equation for the  $2^n$  - to -1 MUX

$$Z = \sum_{k=0}^{2^n-1} m_k I_k$$


# Logic Diagram of 8-to-1 MUX

◆  $Z = a'b'c'I_0 + \dots + abcI_7$



# Typical Use of MUX


- ◆ To select data to be processed or stored
- ◆ Use four 4개의 2-to-1 MUXs for selecting one out of two 4 bit words





# Multiplexers

Fig 9-5. Quad Multiplexer with Bus Inputs and Output



# Three-State Buffers

- ◆ Simple buffer may be used to increase the driving capability of gate output





Fig 9-6. Gate Circuit with Added Buffer

# Three-State Buffers

Fig 9-7. Three-State Buffer




$B=1 : C=A$

$B=0 : C$ 가 buffer 출력으로부터 끊어진 상태  
(Hi-Z(high-impedance) state)


# Three-State Buffers

Fig 9-8. Four Kinds of Three-State Buffers




B	A	C
0	0	Z
0	1	Z
1	0	0
1	1	1

(a)




B	A	C
0	0	Z
0	1	Z
1	0	1
1	1	0

(b)



B	A	C
0	0	0
0	1	1
1	0	Z
1	1	Z

(c)




B	A	C
0	0	1
0	1	0
1	0	Z
1	1	Z

(d)

# Three-State Buffers


Fig 9-9. Data Selection Using Three-State Buffers



$$D = B'A + BC$$

# Three-State Buffers

Fig 9-10. Circuit with Two Three-State Buffers




S1	X	S2	0	1	Z
X	X	X	X	X	X
0	X	0	0	X	0
1	X	X	X	1	1
Z	X	0	0	1	Z

X = Unknown


# Three-State Buffers

Fig 9-11. 4-Bit Adder with Four Sources for One Operand



# Three State Buffers

Fig 9-12. Integrated Circuit with Bi-Directional Input/Output Pin






# Decoders and Encoders

## ◆ 3-to-8 line decoder :


- ❖ generate all minterms of three input variables
- ❖ exactly one of the output lines will be 1 for each combination of input variables



a b c	$y_0$	$y_1$	$y_2$	$y_3$	$y_4$	$y_5$	$y_6$	$y_7$
0 0 0	1	0	0	0	0	0	0	0
0 0 1	0	1	0	0	0	0	0	0
0 1 0	0	0	1	0	0	0	0	0
0 1 1	0	0	0	1	0	0	0	0
1 0 0	0	0	0	0	1	0	0	0
1 0 1	0	0	0	0	0	1	0	0
1 1 0	0	0	0	0	0	0	1	0
1 1 1	0	0	0	0	0	0	0	1

# Decoders and Encoders


Fig 9-14. A 4-to-10 Line Decoder (1)



(a) Logic diagram

# Decoders and Encoders

Fig 9-14. A 4-to-10 Line Decoder (2)



(b) Block diagram

BCD Input				Decimal Output									
A	B	C	D	0	1	2	3	4	5	6	7	8	9
0	0	0	0	0	1	1	1	1	1	1	1	1	1
0	0	0	1	1	0	1	1	1	1	1	1	1	1
0	0	1	0	1	1	0	1	1	1	1	1	1	1
0	0	1	1	1	1	1	0	1	1	1	1	1	1
0	1	0	0	1	1	1	1	0	1	1	1	1	1
0	1	0	1	1	1	1	1	1	0	1	1	1	1
0	1	1	0	1	1	1	1	1	1	0	1	1	1
0	1	1	1	1	1	1	1	1	1	1	0	1	1
1	0	0	0	1	1	1	1	1	1	1	1	0	1
1	0	0	1	1	1	1	1	1	1	1	1	1	0
1	0	1	0	1	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1	1	1	1
1	1	0	0	1	1	1	1	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1

(c) Truth Table


# Decoders and Encoders

Fig 9-15. Realization of a Multiple-Output Circuit Using a Decoder

$$y_i = m_i, \quad i = 0 \text{ to } 2^n - 1 \quad (\text{noninverted outputs})$$


or

$$y_i = m_i' = M_i, \quad i = 0 \text{ to } 2^n - 1 \quad (\text{inverted outputs})$$



# 8-to-3 Priority Encoder

- ◆ If input  $y_i$  is 1 and the other inputs are 0, then the abc outputs represent a binary number  $i$ 
  - ❖  $y_3=1$ , then abc=011
- ◆ If more than one input can be 1 at the same time, the output can be defined using a priority scheme → If more than one input is 1, the highest numbered input determines the output
  - ❖ ex) if  $y_1, y_4, y_5$  are 1, output abc=101
- ◆ Output d ? – is 1 if any input is 1, otherwise, d is 0




$y_0$	$y_1$	$y_2$	$y_3$	$y_4$	$y_5$	$y_6$	$y_7$	a	b	c	d
0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
X	1	0	0	0	0	0	0	0	0	1	1
X	X	1	0	0	0	0	0	0	1	0	1
X	X	X	1	0	0	0	0	0	1	1	1
X	X	X	X	1	0	0	0	1	0	0	1
X	X	X	X	X	1	0	0	1	0	1	1
X	X	X	X	X	X	1	0	1	1	0	1
X	X	X	X	X	X	X	1	1	1	1	1

# Read-Only Memories (ROMs)

Fig 9-17. An 8-Word x 4-Bit ROM

- ◆ LSI Circuit
- ◆ array of semiconductor devices (diode, TRs)
- ◆ can be read
- ◆ cannot be changed under normal operating conditions




(a) Block diagram

A	B	C	$F_0$	$F_1$	$F_2$	$F_3$
0	0	0	1	0	1	0
0	0	1	1	0	1	0
0	1	0	0	1	1	1
0	1	1	0	1	0	1
1	0	0	1	1	0	0
1	0	1	0	0	0	1
1	1	0	1	1	1	1
1	1	1	0	1	0	1

typical data  
stored in ROM  
( $2^3$  words of  
4bits each)

(b) Truth table for ROM

# Read-Only Memories (ROMs)



(a) Block diagram

A	B	C	$F_0$	$F_1$	$F_2$	$F_3$
0	0	0	1	0	1	0
0	0	1	1	0	1	0
0	1	0	0	1	1	1
0	1	1	0	1	0	1
1	0	0	1	1	0	0
1	0	1	0	0	0	1
1	1	0	1	1	1	1
1	1	1	0	1	0	1


typical data stored in ROM  
( $2^3$  words of 4bits each)

(b) Truth table for ROM

- ◆ Input ABC=0100이 가해지면 output에 0111이 나타남
- ◆ ROM의 각 output pattern을 word라 함
- ◆ 각 input의 조합은 8 word 중 하나를 선택할 수 있는 address(주소)와 같음
- ◆ 위 ROM의 크기는 8 words x 4 bits

# Read-Only Memories (ROMs)

Fig 9-18. Read-Only Memory with  $n$  Inputs and  $m$  Outputs




- ◆  $2^n \times m$  ROM can realize  $m$  functions of  $n$  variables since it can store a truth table with  $2^n$  rows &  $m$  columns
- ◆ Typical size : 32 words x 4 bits ~ 8192 words x 8 bits




# Read-Only Memories (ROMs)

Fig 9-19. Basic ROM Structure : decoder + memory array



# Read-Only Memories (ROMs)

Fig 9-20. An 8-Word x 4-Bit ROM



$$F_0 = \sum m(0,1,4,6) = A'B' + AC'$$


$$F_1 = \sum m(2,3,4,6,7) = B + AC'$$

$$F_2 = \sum m(0,1,2,6) = A'B' + BC'$$

$$F_3 = \sum m(2,3,5,6,7) = AC + B$$

# Read-Only Memories (ROMs)

Fig 9-21. Equivalent OR Gate for  $F_0$




$$F_0 = \sum m(0,1,4,6) = A' B' + A C'$$

# Read-Only Memories (ROMs)


Fig 9-22. Hexadecimal to ASCII Code Converter

Input				Hex Digit	ASCII Code for Hex Digit							
W	X	Y	Z		A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	
0	0	0	0	0	0	1	1	0	0	0	0	
0	0	0	1	1	0	1	1	0	0	0	1	
0	0	1	0	2	0	1	1	0	0	1	0	
0	0	1	1	3	0	1	1	0	0	1	1	
0	1	0	0	4	0	1	1	0	1	0	0	
0	1	0	1	5	0	1	1	0	1	0	1	
0	1	1	0	6	0	1	1	0	1	1	0	
0	1	1	1	7	0	1	1	0	1	1	1	
1	0	0	0	8	0	1	1	1	0	0	0	
1	0	0	1	9	0	1	1	1	0	0	1	
1	0	1	0	A	1	0	0	0	0	0	1	
1	0	1	1	B	1	0	0	0	0	1	0	
1	1	0	0	C	1	0	0	0	0	1	1	
1	1	0	1	D	1	0	0	0	1	0	0	
1	1	1	0	E	1	0	0	0	1	0	1	
1	1	1	1	F	1	0	0	0	1	1	0	




# Read-Only Memories (ROMs)

Fig 9-23. ROM Realization of Code Converter




# Programmable Logic Devices

Fig 9-24. Programmable Logic Array Structure




# Programmable Logic Devices

Fig 9-25. PLA with Three Inputs, Five Product Terms, and Four Outputs



# Programmable Logic Devices

Fig 9-26. AND-OR Array Equivalent to Figure 9-25





# Programmable Logic Devices

Table 9-1. PLA Table for Figure 9-25

Product Term	Inputs			Outputs			
	A	B	C	F <sub>0</sub>	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>
A'B'	0	0	-	1	0	1	0
AC'	1	-	0	1	1	0	0
B	-	1	-	0	1	0	1
BC'	-	1	0	0	0	1	0
AC	1	-	1	0	0	0	1

$$F_0 = A'B' + AC'$$

$$F_1 = AC' + B$$

$$F_2 = A'B' + BC'$$


$$F_3 = B + AC$$

# Programmable Logic Devices

## Programmable Array Logic




The symbol of Figure 9-28(a)



logically equal

# Programmable Logic Devices


## Programmable Array Logic




Connections to the AND gate inputs in a PAL

# Programmable Logic Devices

Fig 9-28. PAL Segment



(a) Unprogrammed




(b) Programmed

- ◆ Special case :
  - ❖ AND array – programmable
  - ❖ OR array – fixed
- ◆ Less expensive
- ◆ easier to program
- ◆ logic designer들이 많이 사용함

# Programmable Logic Devices


Fig 9-29. Implementation of a Full Adder Using a PAL



# Complex Programmable Logic Devices


Fig 9-30. Architecture of Xilinx XCR3064XL CPLD

(Figure based on figures and text owned by Xilinx, Inc., Courtesy of Xilinx, Inc. © Xilinx, Inc. 1999–2003. All rights reserved.)




# Complex Programmable Logic Devices

Fig 9-31. CPLD Function Block and Macrocell (A Simplified Version of XCR3064XL)



# Field Programmable Gate Arrays


Fig 9-32. Equivalent OR Gate for  $F_0$





# Field Programmable Gate Arrays


Fig 9-33. Simplified Configurable Logic Block (CLB)



# Field Programmable Gate Arrays

Fig 9-34. Implementation of a Lookup Table (LUT)

a	b	c	d	f
0	0	0	0	0
0	0	0	1	1
·	·	·	·	·
·	·	·	·	·
1	1	1	1	1



$$F = a'b'c'd' + a'b'cd + a'bc'd + a'bcd' + ab'c'd + ab'cd' + abc'd' + abcd$$

# Field Programmable Gate Arrays

## Decomposition of switching Functions Using Shannon's Expansion Theorem

$$f(a,b,c,d) = a' f(0,b,c,d) + a f(1,b,c,d) = a' f_0 + a f_1$$

$$\begin{aligned} f(a,b,c,d) &= c'd' + a'b'c + bcd + ac' \\ &= a'(c'd' + b'c + bcd) + a(c'd' + bcd + c') \\ &= a'(c'd' + b'c + cd) + a(c' + bd) = a' f_0 + a f_1 \end{aligned}$$

$$\begin{aligned} &f(x_1, x_2, \dots, x_{i-1}, 0, x_{i+1}, \dots, x_n) \\ &= x_i' f(x_1, x_2, \dots, x_{i-1}, 0, x_{i+1}, \dots, x_n) + x_i f(x_1, x_2, \dots, x_{i-1}, 0, x_{i+1}, \dots, x_n) \\ &= x_i' f_0 + x_i f_i \end{aligned}$$

# Field Programmable Gate Arrays


Fig 9-35. Function Expansion Using a Karnaugh Map

$$f(a,b,c,d) = a' f(0,b,c,d) + a f(1,b,c,d) = a' f_0 + a f_1$$

$$f(a,b,c,d) = c'd' + a'b'c + bcd + ac'$$

$$= a'(c'd' + b'c + bcd) + a(c'd' + bcd + c')$$

$$= a'(c'd' + b'c + cd) + a(c' + bd) = a' f_0 + a f_1$$



# Field Programmable Gate Arrays


## Realization of Four-Variable Functions with Function Generators

$$f(a,b,c,d) = a' f(0,b,c,d) + a f(1,b,c,d) = a' f_0 + a f_1$$

$$f(a,b,c,d) = c'd' + a'b'c + bcd + ac'$$

$$= a'(c'd' + b'c + bcd) + a(c'd' + bcd + c')$$

$$= a'(c'd' + b'c + cd) + a(c' + bd) = a' f_0 + a f_1$$



b	c	d	F0	F1
0	0	0	1	1
0	0	1	1	1
0	1	0	1	0
0	1	1	1	0
1	0	0	1	1
1	0	1	0	1
1	1	0	0	0
1	1	1	1	1

# Field Programmable Gate Arrays

## Decomposition of switching Functions Using Shannon's Expansion Theorem

$$f(a,b,c,d,e) = a' f(0,b,c,d,e) + af(1,b,c,d,e) = a' f_0 + af_1$$

$$G(a,b,c,d,e,f) = a' G(0,b,c,d,e,f) + aG(1,b,c,d,e,f) = a' G_0 + aG_1$$

$$G_0 = b' G(0,0,c,d,e,f) + bG(0,1,c,d,e,f) = b' G_{00} + bG_{01}$$

$$G_1 = b' G(1,0,c,d,e,f) + bG(1,1,c,d,e,f) = b' G_{10} + bG_{11}$$

$$G(a,b,c,d,e,f) = a'b'G_{00} + a'bG_{01} + ab'G_{10} + abG_{11}$$

# Field Programmable Gate Arrays

Fig 9-36. Realization of Five- and Six-Variable Functions with Function Generators

