Logic Circuit (2015)

Unit 7. Multi-Level Gate Circuits / NAND and NOR Gates

Spring 2015

School of Electrical Engineering

Prof. Jong-Myon Kim

Objectives – To Learn

Topics introduced in this chapter:

- Design a minimal two-level or multi-level circuit
- Design or analyze a two-level gate circuit
- Design or analyze a multi-level gate circuit
- Convert circuits by adding or deleting inversion bubbles
- Design a minimal two-level or multiple-output circuit using Karnaugh maps


Multi-Level Gate Networks

- Number of levels of gates : maximum number of gates cascaded in series
- ◆ SOP, POS: two-level networks (assume complement form is available, do not count inverters)
- Networks
 - **❖** AND-OR
 - **❖** OR-AND
 - **❖** OR-AND-OR
 - network of AND and OR gates : no particular ordering
- ◆ Trade-off
 - ❖ increase the number of levels → reduce # gates (reduce costs. But not always) may slow down the operation
- In many applications, the number of gates which can be cascaded is limited by gate delays

Terminology


AND-OR, OR-AND, OR-AND-OR, AND and OR

Four-Level Realization of Z




Three-Level Realization of Z

$$Z = (AB + C)[(D + E) + FG] + H$$
$$= AB(D + E) + C(D + E) + ABFG + CFG + H$$



Example: Multi-Level Design Using AND and OR Gates

$$f(a,b,c,d) = \sum m(1,5,6,10,13,14)$$



Two-level **AND-OR** gate

$$f = a'c'd + bc'd + bcd' + acd'$$

$$= c'd(a'+b) + cd'(a+b)$$
Three levels
Five gates
12 gate Inputs

Three-level **OR-AND-OR** gate

From 0's on the Karnaugh map


$$f' = c'd' + ab'c' + cd + a'b'c$$

$$\downarrow f''$$

$$f = (c+d)(a'+b+c)(c'+d')(a+b+c')$$

$$\downarrow f''$$

Two-level **OR-AND** gate



Three-level **AND-OR-AND** gate


NAND / NOR Gates

- ◆Gates used up to this point
 - ❖ AND, OR, inverter, XOR, Equivalence gates
- **♦**NAND & NOR gates
 - can be constructed using transistor logic
 - commonly available in IC form
 - frequently used since they are generally faster and use fewer components than AND or OR gates
 - Any logic function can be implemented using only NAND gates or only NOR gates


NAND Gates

- ◆ NAND: AND followed by an inverter
- output of NAND is 1 iff one or more of its inputs are 0


◆ F = (ABC)' = A'+B'+C'
◆ F =
$$(X_1X_2X_3...X_n)' = X_1'+X_2'+X_3'+...+X_n'$$



(a) 3-input NAND gate



(b) NAND gate equivalent




(c) *n*-input NAND gate

NOR Gates


- ◆ NOR: OR followed by an inverter
- ◆ output of NOR is 1 iff all inputs are 0

$$ightharpoonup$$
 F = (A+B+C)' = A'B'C'


$$lacklet$$
 F = $(X_1 + X_2 + \dots + X_n)' = X_1' X_2' \dots X_n'$



(a) 3-input NOR gate




(b) NOR gate equivalent



(c) n-input NOR gate


Functionally Complete Set

- ◆ A set of logic operations is said to be functionally complete if any Boolean function can be expressed in terms of this set of operations
- ◆ AND, OR, NOT
- ◆ AND, NOT (OR can be made from AND, NOT)
- **◆** NAND
- ♦ OR, NOT




Functionally Complete Set

OR gate realization using NOT, AND



using NAND gates to realize NOT, AND, OR



AND realization using OR and NOT

$$XY = \left(X' + Y'\right)'$$

DeMorgan's laws

$$(X_1 + X_2 + \dots + X_n)' = X_1' X_2' \dots X_n'$$

 $(X_1 X_2 \dots X_n)' = X_1' + X_2' + \dots + X_n'$

Conversion of a sum-of-products to several other two-level forms

$$F = A + BC' + B'CD = \left[(A + BC' + B'CD)' \right]'$$

$$= \left[A' \cdot (BC')' \cdot (B'CD)' \right]'$$

$$= \left[A' \cdot (B' + C) \cdot (B + C' + D') \right]'$$

$$= A + (B' + C)' + (B + C' + D')'$$

$$F = \left\{ \left[A + (B' + C)' + (B + C' + D')' \right]' \right\}$$
NOR-NOR-INVERT

© 2015, Jong-Myòn Kim Logic Circuit

$$F = (A+B+C)(A+B'+C')(A+C'+D)$$


$$= \left\{ \left[(A+B+C)(A+B'+C')(A+C'+D) \right]' \right\}$$

$$= \left[(A+B+C)' + (A+B'+C')' + (A+C'+D)' \right]'$$


$$= (A'B'C'+A'BC+A'CD')'$$

$$= (A'B'C')' \cdot (A'BC)' \cdot (A'CD')'$$
NAND-AND

Eight Basic Forms for Two-Level Circuits




NAND-NOR



AND-OR to NAND-NAND Transformation

 $(l_1, l_2...)$: literals $(P_1, P_2...)$: product terms

$$F = l_1 + l_2 + \dots + P_1 + P_2 + \dots = \left(l_1' l_2' \cdots P_1' P_2' \cdots\right)'$$



(a) Before transformation

(b) After transformation


Design of Multi-Level NAND- and NOR-Gate Circuits

- Procedure : multi-level NAND-gate circuits
- Simplify the switching function
- Design a multi-level circuit of AND and OR gates
- Number the levels starting with the output gate as level 1
- Replace all gates with NAND gates, leaving all interconnections between gates unchanged
- Leave the inputs to levels 2,4,6,... unchanged


Design of Multi-Level NAND- and NOR-Gate Circuits

Example: Multi-Level Circuit Conversion to NAND Gates

$$F_1 = a'[b' + c(d + e') + f'g'] + hi'j + k$$




(a) AND-OR network




(b) NAND network


Inverter




Alternative Gate Symbols




NAND Gate Circuit Conversion



(a) NAND gate network




(b) Alternate form for NAND gate network




(c) Equivalent AND-OR network

Conversion to NOR Gates





(a) Circuit with OR and AND gates




(b) Equivalent circuit with NOR gates

Conversion of AND-OR Circuits to NAND Gates





(b) First step in NAND conversion



(c) Completed conversion


Example: Design a circuit with four inputs and three outputs


$$F_1(A, B, C, D) = \sum m(11,12,13,14,15)$$


$$F_2(A, B, C, D) = \sum m(3,7,11,12,13,15)$$

$$F_3(A, B, C, D) = \sum m(3,7,12,13,14,15)$$


Karnaugh Maps for Equations








- 9 gates, 21 gate inputs Further simplification?
- - ♣ AB
 - ♦ ACD + A'CD → CD
- Use of some gates in common between two or more functions sometimes leads to a more economical realization





- ♦ 7 gates, 18 gate inputs vs 9 gates, 21 gate inputs
- In realizing multiple-output networks, use of minimum sum of PI for each function does not necessarily lead to a minimum cost solution
- minimize total # gates, min # gate inputs


Example: Design a multiple-output circuit with 4-inputs and 3-outputs

$$f_1 = \sum m(2,3,5,7,8,9,10,11,13,15)$$

$$f_2 = \sum m(2,3,5,6,7,10,11,14,15)$$

$$f_3 = \sum m(6,7,8,9,13,14,15)$$

Karnaugh Maps for Equations



Minimized equations if each function is minimized separately

$$f_1 = bd + b'c + ab'$$


$$f_2 = c + a'bd$$

$$f_3 = bc + ab'c' + \begin{cases} abd \\ or \\ ac'd \end{cases}$$
 10gates,
25gate input


The minimal solution

$$f_1 = \underline{a'bd} + \underline{abd} + \underline{ab'c'} + b'c$$


$$f_2 = c + \underline{a'bd}$$
 8 gates
$$f_3 = bc + ab'c' + abd$$
 22 gate inputs



- Some PI essential to an individual function may not be essential to the multiple-output realization
- ◆ Example:
 - ❖ bd : EPI of f₁ (only PI which covers m₅) but not essential to multipleoutput realization since m₅ also appears on the f₂ map (and hence might be covered by a term which is shared by f₁ and f₂)




- How can we find PI's which are essential to one of the function and to the multi-output realization?
 - When we check each 1 on the map to see if it is covered by only one PI, we will only check for adjacencies those 1's which do not appear on the other function maps
 - c'd: essential
 - ❖ abd : not essential (because m₁₅ also appears in f₂)
 - ❖ Left: 3 AND, 2 OR Right: 4 AND 2 OR



- How can we find PI's which are essential to one of the function and to

 - the multi-output realization?
 ❖ f₁의 minterm 중 f₂에 나타나지 않는 것은 m₂와 m₅뿐.
 ❖ m₂를 둘러싸는 유일한 PI는 a'd'이므로 이것은 다중출력 구현에서 f₁ 에 essential
 - ❖ m₅를 둘러싸는 유일한 PI는 a'bc'이므로 이것도 essential ❖ f₂의 map에서 bd'은 essential. why?



(a) Solution with maximum number of common terms requires 8 gates, 26 inputs

(b) Best solution requires 7 gates, 18 inputs and has no common terms


Multiple-Output NAND and NOR Circuits

- ◆ If all of the output gates are OR, direct conversion to NAND-gate circuit is possible
- ◆ If all of the output gates are AND, direct conversion to NOR-gate circuit is possible


Multi-level Circuits Conversion to NOR Gates

$$F_1 = [(a+b')c+d](e'+f)$$
 $F_2 = [(a+b')c+g'](e'+f)h$

Multiple-Output NAND and NOR Circuits



(a) Network of AND and OR gates



(b) NOR network