Logic Design (2015)

Unit 9. Multiplexers, Decoders, and Programmable Logic Devices

Spring 2015


School of Electrical Engineering

Prof. Jong-Myon Kim

Introduction

- ◆ Multiplexer, Decoder, Encoder, Three-State Buffer
- ◆ Read Only Memory (ROM)
- ◆ Programmable Logic Device (PLD)
- ◆ Programmable Logic Array (PLA)
- ◆ Complex Programmable Logic Device (CPLD)
- ◆ Field Programmable Gate Array (FPGA)


Fig 9-1. 2-to-1 Multiplexer and Switch Analog



logic equation for the 2 - to -1 MUX

$$Z = A'I_0 + AI_1$$


Fig 9-2. Multiplexer (1)



logic equation for the 4 - to -1 MUX

$$Z = A'B'I_0 + A'BI_1 + AB'I_2 + ABI_3$$


Fig 9-2. Multiplexer (2)



logic equation for the 8 - to -1 MUX

$$Z = A'B'C'I_0 + A'B'CI_1 + A'BC'I_2 + A'BCI_3 + AB'C'I_4 + AB'CI_5 + ABC'I_6 + ABCI_7$$

Fig 9-2. Multiplexer (3)




logic equation for the 2ⁿ - to -1 MUX

$$Z = \sum_{k=0}^{2^{n}-1} m_{k} I_{k}$$

Logic Diagram of 8-to-1 MUX

$$\bullet$$
 Z = a'b'c'l₀+...+abcl₇



Typical Use of MUX

- ◆ To select data to be processed or stored
- ◆ Use four 4개의 2-to-1 MUXs for selecting one out of two 4 bit words





Fig 9-5. Quad Multiplexer with Bus Inputs and Output



 Simple buffer may be used to increase the driving capability of gate output





Fig 9-6. Gate Circuit with Added Buffer

Fig 9-7. Three-State Buffer




B=1 : C=A

B=0: C가 buffer 출력으로부터 끊어진 상태


(Hi-Z(high-impedance) state)

Fig 9-8. Four Kinds of Three-State Buffers



ВА	С	ВА	C	_	В	A	C	В	A	C
0 0	Z	0 0		_	0	0	0	0	0	1
0 1		0 1				1		0	1	0
1 0	0	1 0	1		1			1	0	Z
1 1	1	1 1	0		1	1	Z	1	1	Z
(2	a)	(t)			(c)			(0	d)

Fig 9-9. Data Selection Using Three-State Buffers



$$D = B'A + BC$$

Fig 9-10. Circuit with Two Three-State Buffers




Fig 9-11. 4-Bit Adder with Four Sources for One Operand






Fig 9-12. Integrated Circuit with Bi-Directional Input/Output Pin



- ◆ 3-to-8 line decoder:
 - generate all minterms of three input variables
 - exactly one of the output lines will be 1 for each combination of input variables



a b c	y_0	\mathbf{y}_1	\mathbf{y}_2	y_3	y_4	y ₅	y_6	y_7
0 0 0	1	0	0	0	0	0	0	0
0 0 1	0	1	0	0	0	0	0	0
0 1 0	0	0	1	0	0	0	0	0
0 1 1	0	0	0	1	0	0	0	0
1 0 0	0	0	0	0	1	0	0	0
1 0 1	0	0	0	0	0	1	0	0
1 1 0	0	0	0	0	0	0	1	0
1 1 1	0	0	0	0	0	0	0	1
	I							

Fig 9-14. A 4-to-10 Line Decoder (1)





Fig 9-14. A 4-to-10 Line Decoder (2)



BCD Input	Decimal Output									
A B C D	0	1	2	3	4	5	6	7	8	9
0 0 0 0	0	1	1	1	1	1	1	1	1	1
0 0 0 1	1	0	1	1	1	1	1	1	1	1
0 0 1 0	1	1	0	1	1	1	1	1	1	1
0 0 1 1	1	1	1	0	1	1	1	1	1	1
0 1 0 0	1	1	1	1	0	1	1	1	1	1
0 1 0 1	1	1	1	1	1	0	1	1	1	1
0 1 1 0	1	1	1	1	1	1	0	1	1	1
0 1 1 1	1	1	1	1	1	1	1	0	1	1
1 0 0 0	1	1	1	1	1	1	1	1	0	1
1 0 0 1	1	1	1	1	1	1	1	1	1	0
1 0 1 0	1	1	1	1	1	1	1	1	1	1
1 0 1 1	1	1	1	1	1	1	1	1	1	1
1 1 0 0	1	1	1	1	1	1	1	1	1	1
1 1 0 1	1	1	1	1	1	1	1	1	1	1
1 1 1 0	1	1	1	1	1	1	1	1	1	1
1 1 1 1	1	1	1	1	1	1	1	1	1	1


(c) Truth Table

Fig 9-15. Realization of a Multiple-Output Circuit Using a Decoder

$$y_i = m_i$$
, $i = 0$ to $2^n - 1$ (noninverted outputs)

or

$$y_i = m_i' = M_i$$
, $i = 0$ to $2^n - 1$ (inverted outputs)



8-to-3 Priority Encoder

- If input y_i is 1 and the other inputs are 0, then the abc outputs represent a binary number i
 y₃=1, then abc=011
- ◆ If more than one input can be 1 at the same time, the output can be defined using a priority scheme → If more than one input is 1, the highest numbered input determines the output
 ex) if v₁ v₂ v₃ are 1 output abc=101
- ex) if y₁, y₄, y₅ are 1, output abc=101
 Output d? is 1 if any input is 1, otherwise, d is 0






Fig 9-17. An 8-Word x 4-Bit ROM

- ◆ LSI Circuit
- array of semiconductor devices (diode, TRs)
- can be read
- cannot be changed under normal operating conditions



A	В	C	F	⁷ 0	F_1	F_2	F_3	
0	0	0	1		0	1	0	_
0	0	1	1		0	1	0	
0	1	0)	1	1	1	
0	1	1)	1	0	1	typical data
1	0	0	1		1	0	0	stored in ROM
1	0	1	C)	0	0	1	$(2^3 \text{ words of }$
1	1	0	1		1	1	1	4bits each)
1	1	1	C)	1	0	1	401ts Cacii)
)	


(b) Truth table for ROM



A	В	C	F_0	F_1	F_2	F_3	
0 0 0 0 1 1 1	0 0 1 1 0 0	0 1 0 1 0 1	1 1 0 0 1 0	0 0 1 1 1 0	1 1 1 0 0 0	$ \begin{array}{c c} 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 1 \\ 1 \end{array} $	typical data stored in ROM (2 ³ words of 4bits each)
1	1	1	0	1	0	1	,

- (b) Truth table for ROM
- ◆ Input ABC=010이 가해지면 output에 0111이 나타남
- ◆ ROM의 각 output pattern을 word라 함
- ◆ 각 input의 조합은 8 word 중 하나를 선택할 수 있는 address(주소) 와 같음
- ◆ 위 ROM의 크기는 8 words x 4 bits

Fig 9-18. Read-Only Memory with *n* Inputs and *m* Outputs



	<i>n</i> input Variables		output ariables	
00	00	100		110 \
00	01	010		111
00	10	101		101
00	11	110		010
			•	
	•		•	. (
11	00	001		011
11	• • • • 01	110		110
11	10	011		000
11	11	111		101

typical data array stored

(2ⁿ words of

m bits each)

in ROM

- ◆ 2ⁿ x m ROM can realize m functions of n variables since it can store a truth table with 2ⁿ rows & m columns
- ◆ Typical size: 32 words x 4 bits ~ 8192 words x 8 bits

Fig 9-19. Basic ROM Structure: decoder + memory array




Fig 9-20. An 8-Word x 4-Bit ROM





Fig 9-21. Equivalent OR Gate for F_0



$$F_0 = \sum m(0,1,4,6) = A'B' + AC'$$

Fig 9-22. Hexadecimal to ASCII Code Converter

Input Hex				ASCII Code for Hex Digit							
W	X	Y	Z	Digit	$\mathbf{A_6}$	$\mathbf{A_5}$	$\mathbf{A_4}$	$\mathbf{A_3}$	\mathbf{A}_2	$\mathbf{A_1}$	$\mathbf{A_0}$
0	0	0	0	0	0	1	1	0	0	0	0
0	0	0	1	1	0	1	1	0	0	0	1
0	0	1	0	2	0	1	1	0	0	1	0
0	0	1	1	3	0	1	1	0	0	1	1
0	1	0	0	4	0	1	1	0	1	0	0
0	1	0	1	5	0	1	1	0	1	0	1
0	1	1	0	6	0	1	1	0	1	1	0
0	1	1	1	7	0	1	1	0	1	1	1
1	0	0	0	8	0	1	1	1	0	0	0
1	0	0	1	9	0	1	1	1	0	0	1
1	0	1	0	A	1	0	0	0	0	0	1
1	0	1	1	В	1	0	0	0	0	1	0
1	1	0	0	\mathbf{c}	1	0	0	0	0	1	1
1	1	0	1	D	1	0	0	0	1	0	0
1	1	1	0	${f E}$	1	0	0	0	1	0	1
1	1	1	1	${f F}$	1	0	0	0	1	1	0




Fig 9-23. ROM Realization of Code Converter




Fig 9-24. Programmable Logic Array Structure




Fig 9-25. PLA with Three Inputs, Five Product Terms, and Four Outputs




Fig 9-26. AND-OR Array Equivalent to Figure 9-25




Table 9-1. PLA Table for Figure 9-25


Product		Inputs			Out	puts	
Term	A	В	C	F_0	F_1	F_2	F_3
A'B'	0	0	-	1	0	1	0
AC'	1	-	0	1	1	0	0
В	-	1	-	0	1	0	1
BC'	-	1	0	0	0	1	0
AC	1	-	1	0	0	0	1

$$F_0 = A'B' + AC'$$
 $F_1 = AC' + B$
 $F_2 = A'B' + BC'$
 $F_3 = B + AC$


Programmable Array Logic



The symbol of Figure 9-28(a)




Programmable Array Logic



Connections to the AND gate inputs in a PAL


Fig 9-28. PAL Segment



- I_1 $I_1 I_2' + I_1' I_2$
 - (b) Programmed

- ◆ Special case :
 - AND array programmable
 - OR array fixed
- ◆ Less expensive
- easier to program
- ◆ logic designer들이 많 이 사용함


Fig 9-29. Implementation of a Full Adder Using a PAL



Complex Programmable Logic Devices

Fig 9-30. Architecture of Xilinx XCR3064XL CPLD

(Figure based on figures and text owned by Xilinx, Inc., Courtesy of Xilinx, Inc. © Xilinx, Inc.1999-2003. All rights reserved.)



Complex Programmable Logic Devices

Fig 9-31. CPLD Function Block and Macrocell (A Simplified Version of XCR3064XL)




Fig 9-32. Equivalent OR Gate for F_0




Fig 9-33. Simplified Configurable Logic Block (CLB)





Fig 9-34. Implementation of a Lookup Table (LUT)

a	b	c	d	f
0	0	0	0	0
0	0	0	1	1
•	•	•	•	•
•	•			•
1	1	1	1	1



F = a'b'c'd' + a'b'cd + a'bc'd + a'bcd' + ab'c'd + ab'cd' + abc'd' + abcd

Decomposition of switching Functions Using Shannon's Expansion Theorem

$$f(a,b,c,d) = a' f(0,b,c,d) + af(1,b,c,d) = a' f_0 + af_1$$

$$f(a,b,c,d) = c' d' + a' b' c + b c d + a c'$$

$$= a' (c' d' + b' c + b c d) + a (c' d' + b c d + c')$$

$$= a' (c' d' + b' c + c d) + a (c' + b d) = a' f_0 + af_1$$

$$f(x_1,x_2,...,x_{i-1},0,x_{i+1},...,x_n)$$

$$= x_i' f(x_1,x_2,...,x_{i-1},0,x_{i+1},...,x_n) + x_i f(x_1,x_2,...,x_{i-1},0,x_{i+1},...,x_n)$$

$$= x_i' f_0 + x_i f_i$$


Fig 9-35. Function Expansion Using a Karnaugh Map


$$f(a,b,c,d) = a' f(0,b,c,d) + af(1,b,c,d) = a' f_0 + af_1$$

$$f(a,b,c,d) = c' d' + a' b' c + b c d + a c'$$

$$= a'(c'd' + b' c + b c d) + a(c'd' + b c d + c')$$

$$= a'(c'd' + b' c + c d) + a(c' + b d) = a' f_0 + af_1$$






Realization of Four-Variable Functions with Function Generators

$$f(a,b,c,d) = a' f(0,b,c,d) + af(1,b,c,d) = a' f_0 + af_1$$
$$f(a,b,c,d) = c' d' + a' b' c + b c d + a c'$$
$$= a' (c' d' + b' c + b c d) + a(c' d' + b c d + c')$$

$$= a'(c'd'+b'c+cd) + a(c'+bd) = a'f_0 + af_1$$



b	С	d	F0	F1
0	0	0	1	1
0	0	1	1	1
0	1	0	1	0
0	1	1	1	0
1	0	0	1	1
1	0	1	0	1
1	1	0	0	0
1	1	1	1	1

Decomposition of switching Functions Using Shannon's Expansion Theorem

$$f(a,b,c,d,e) = a' f(0,b,c,d,e) + af(1,b,c,d,e) = a' f_0 + af_1$$

$$G(a,b,c,d,e,f) = a'G(0,b,c,d,e,f) + aG(1,b,c,d,e,f) = a'G_0 + aG_1$$

$$G_0 = b'G(0,0,c,d,e,f) + bG(0,1,c,d,e,f) = b'G_{00} + bG_{01}$$

$$G_1 = b'G(1,0,c,d,e,f) + bG(1,1,c,d,e,f) = b'G_{10} + bG_{11}$$

$$G(a,b,c,d,e,f) = a'b'G_{00} + a'bG_{01} + ab'G_{10} + abG_{11}$$

Fig 9-36. Realization of Five- and Six-Variable Functions with Function Generators

