



AT12869: ICM Usage on SAM S/E/V70/71 Microcontrollers

APPLICATION NOTE

Introduction

This application note explains the main features of Integrity Check Monitor (ICM) module on Atmel[®] SMART SAM V71/V70/E70/S70 family devices. For more details about ICM module, refer the complete datasheet of the specific device datasheet.

Features

In addition to the main features of ICM, this application note explains the steps to use ICM module to perform the following tasks:

- Integrity check on Internal SRAM (Non Contiguous)
- Integrity check on Internal Flash (Contiguous)
- Hashing using ICM
- Security Access on ICM registers
- Active Monitoring using ICM

Table of Contents

Intr	oduc	ction	1	
Fea	ature	PS	1	
1.	Prer	Prerequisites		
2.	ICM Overview			
3.	Setup			
	3.1. 3.2.	Hardware SetupSoftware Setup		
4.	ICM Features Demonstration			
	4.1.	SRAM Integrity Check Example	ç	
	4.2.	Flash Integrity Check Example		
	4.3.	Hash Generation Example	14	
	4.4.	Security Feature Example	16	
	4.5.	Auto Monitoring Feature Example	17	
5.	References			
	5.1.	Atmel SAM S7/ E7/ V7 Datasheets	20	
	5.2.	Reference Application Notes		
	5.3.	ASF User Manual		
6.	Rev	Revision History2		



1. Prerequisites

- Hardware Prerequisites
 - Atmel SAM V71 Xplained ULTRA Kit
 - Interfacing cables one Micro-USB type-B cable
- Software Prerequisites
 - Atmel Studio 7.0 or later
 - ASF 3.28.1 or later
 - Tera Term or any other terminal emulator (communications) program




2. ICM Overview

The Integrity Check Monitor (ICM) is a DMA controller that performs hash calculation on multiple memory regions using the transfer descriptors located in memory (ICM Descriptor Area). The Hash function is based on the Secure Hash Algorithm (SHA). The ICM controller integrates the following two modes of operation:

- 1. Hash a list of memory regions and save the digests to memory (ICM Hash Area)
- 2. Active monitoring of the memory: In this mode, the hash function is evaluated and compared to the digest located at a predefined memory address (ICM Hash Area). If a mismatch occurs, an interrupt is raised.

The following figure illustrates an example of four-region monitoring. The Hash and Descriptor areas are located in Memory instance *i*2 and the four regions are split in memory instances *i*0 and *i*1.

Figure 2-1. Four Region Monitoring Example



The ICM SHA engine is compliant with the American FIPS (Federal Information Processing Standard) Publication 180-2 specification.

The following terms are concise definitions of the ICM concepts used throughout this document:

- Region a partition of instruction or data memory space
- Region Descriptor a data structure stored in memory, defining region attributes
- Context Registers a set of ICM non-memory-mapped, internal registers which are automatically loaded, containing the attributes of the region being processed
- Main List a list of region descriptors. Each element associates the start address of a region with a set of attributes
- Secondary List a linked list defined on a per region basis that describes the memory layout of the region (when the region is non-contiguous)
- Hash Area a predefined memory space where the region hash results (digest) are stored



The working of ICM related to Hashing a memory area or Active monitoring of memory region is explained in detail in the corresponding device datasheet. Refer the device datasheet for more information.



3. Setup

The overview of this section is as follows:

- Hardware Setup
- Software Setup

3.1. Hardware Setup

The SAM V71 Xplained Ultra kit is used to execute the example application. This evaluation kit allows connecting multiple external components using a wing connector. A wing board is a self-contained board that can be connected to the kit using a wing connector. The SAM V71 Xplained Ultra has two wing connector marked as EXT1 and EXT2.

There are two USB ports on the SAM V71 Xplained Ultra board - **DEBUG USB** and **TARGET USB**. For debugging/programming using the Embedded debugger EDBG, **DEBUG USB** port must be connected.



11211108647


Figure 3-1. Micro-AB Connectors on SAM V71 Xplained Ultra

3.2. Software Setup

After the SAM V71 Xplained Ultra kit is connected to the PC, the Windows® Task bar will pop-up a message as shown in the following figure.




Figure 3-2. SAM V71 Xplained Ultra Driver Installation



To ensure that the EDBG tool is detected in Atmel Studio,

 Open Atmel Studio 7.0, Go to View → Available Atmel Tools. The EDBG should get listed in the tools as EDBG and the tool status should display as Connected. This indicates that the tool is communicating with Atmel Studio, as expected.

Figure 3-3. EDBG under Available Atmel Tools



- 2. If the tool is not displayed in Available Atmel Tools, disconnect the tool and reconnect again.
- 3. Right click the tool in the **Available Tools** list, click **Upgrade**. This will check if the firmware in the tool is up-to-date. Click the **Upgrade** button to upgrade the firmware of the tool to latest version. If you get **Upgrade Failed** error, power cycle the device and then try upgrading again.



4. ICM Features Demonstration

The following features are demonstrated in this application note.

- 1. The ICM performs manual monitoring of Internal SRAM (for both contiguous and non-contiguous memory)
- 2. The ICM performs manual monitoring of Internal Flash (for contiguous memory)
- 3. The ICM generates Hash using SHA engine, this can be used for verifying content
- 4. The ICM provides security access to ICM registers. Registers are not modified unintentionally.
- 5. The ICM provides active monitoring of Internal SRAM

The various features are explained along with relevant code snippets to demonstrate the features explained in the application note.

4.1. SRAM Integrity Check Example

The ICM can monitor contiguous and non-contiguous memory. The non-contiguous memory access is achieved by using secondary list access provided by the ICM. The contiguous memory monitoring is verified using a simply array as the main list to be monitored. Additional memories are added using secondary list to show case non-contagious memory monitoring. The example application monitors the arrays(memory) that are defined in the internal SRAM. When the data is modified, the digest mismatch interrupt is invoked to indicate which region that was modified by the user.

4.1.1. ICM Configuration

- ICM uses two regions region0 and region1 in the ICM main list to be monitored
- region0 monitors message sha array
- region1 monitors message_sha_sram array and also monitors using the secondary list message_sha_sram_2
- Compare mode set to true for both region0 and region1
- Enable and register callbacks to be triggered on Region digest mismatch for region0 and region1
- Non-Active Monitoring configuration, requires ICM to be enabled to start monitoring
- After Initial Configuration, the program modifies the following regions:
 - Main list of region1
 - Secondary list of region1
 - Main list of region0

4.1.2. Code Snippet – I (ICM Global variables – Commonly used across all examples)

```
/* Is set to 1 when a ICM interrupt happens */
static volatile uint32_t gs_icm_triggered = 0U;
static volatile uint32_t gs_icm_hash_invoked = 0U;

/* Test page start address. */
#define TEST_PAGE_ADDRESS (IFLASH_ADDR + IFLASH_SIZE - IFLASH_PAGE_SIZE * 4)
typedef unsigned long UL;

/* Hash area */
COMPILER_ALIGNED(128)
uint32_t output_sha[0x20];
#define MAX_TEST 4

/* Region descriptor in main list */
COMPILER_ALIGNED(64)
struct icm_region_descriptor_main_list reg_descriptor[2];
```



4.1.3. Code Snippet – II (ICM Configuration APIs and callback handlers – Commonly used across all examples)

```
// ICM Initialization
static void do_icm init(enum icm algo ualgo)
    /* ICM configuration */
    struct icm config icm cfg;
    /* ICM initialization */
icm_cfg.is_write_back= false;
    icm cfg.is dis end mon = false;
    icm cfg.is sec list branch = false; //secondary list supported.
    icm cfg.bbc = \overline{0};
    icm_cfg.is_auto mode = false; // manual mode
icm_cfg.is_dual_buf = false;
    icm cfg.is user hash = false;
    icm cfg.ualgo = ualgo;
    icm_cfg.hash_area_val = 0;
    icm \ cfg.des \ area \ val = 0;
    icm init(ICM, &icm cfg);
// Region Descriptior Initialization.
static void set_region_descriptor_default(struct icm_region_descriptor main list *
reg descriptor)
    reg descriptor->start addr = NULL; // To be defined.
    reg_descriptor->cfg.is_compare_mode = false; // To compare digest
    reg descriptor->cfg.is end mon = false; //End of Monitoring
    // For more details on below parameters, refer the ICM header file and datasheet.
    reg descriptor->cfg.is wrap = false;
    reg_descriptor->cfg.reg_hash_int_en = false;
reg_descriptor->cfg.dig_mis_int_en = false;
    reg_descriptor->cfg.bus_err_int_en = false;
    reg_descriptor->cfg.wrap_con_int_en = false;
reg_descriptor->cfg.ebit_con_int_en = false;
    reg_descriptor->cfg.status_upt_con_int_en = false;
    reg_descriptor->cfg.is_pro_dly = false;
    reg descriptor->cfg.mem reg val = 0;
    reg descriptor->cfg.algo = ICM SHA 1;
    reg descriptor->tran size = 0;
    reg descriptor->next addr = NULL;
// Callback handler on region digest mismatch
static void reg dig mismatch handler (uint8 t reg num)
    gs icm triggered = 0;
    if (reg num == ICM REGION NUM 0)
        printf( " Memory region0 is modified \n\r");
    if (reg num == ICM REGION NUM 1)
        printf( " Memory region1 is modified \n\r");
```



```
gs_icm_triggered = 1;
}
```

4.1.4. Code Snippet – III (ICM SRAM Monitoring Test)

```
// ICM SRAM
static void run icm sram test()
        // Perform default ICM Initialization.
        do icm init(ICM SHA 1);
        /* Set region0 & 1 default descriptor values */
        //set default configuration first.
        set_region_descriptor_default(&reg descriptor[0]);
        set region descriptor default (&reg descriptor[1]);
        reg_descriptor[0].start addr = (uint32_t)message_sha; // Region 0 Monitoring address
        /* Set region1 descriptor in main list */
        reg_descriptor[1].start_addr = (uint32_t)message_sha_sram; // Region 1 Mon-itoring
address
        reg descriptor[1].next addr = &reg descriptor sec;
        /* Set region1 descriptor in secondary list */
        reg descriptor sec.start addr = (uint32 t)message sha sram 2; // Region 1 Secondary
list
        reg descriptor sec.tran size = 0;
        reg descriptor sec.next addr = NULL; // The list ends here..
        /* Set region descriptor start address */
        icm set reg des addr(ICM, (uint32 t)&reg descriptor[0]);
        /* Set hash area start address */
        // hashed data will be stored here and compared on digest mismatch interrupt
        icm set hash area addr(ICM, (uint32 t)output sha);
        /* Enable ICM */
        icm enable(ICM);
        delay ms(200);
        /* Set callback function for digest mismatch interrupt handler */
        icm set callback(ICM, reg dig mismatch handler, ICM REGION NUM 0,
        ICM INTERRUPT RDM, 1);
        icm_set_callback(ICM, reg_dig_mismatch_handler, ICM_REGION NUM 1,
        ICM INTERRUPT RDM, 1);
        /* Set region monitoring mode to compare mode */
        reg descriptor[0].cfg.is compare mode = true;
        reg_descriptor[1].cfg.is_compare mode = true;
        /* \overline{M}odify memory region \overline{V} value */
        message sha sram[0] = 0x8063626; //region 1 modified.
        /* Enable \overline{\text{ICM}} to identify change in memory modified (not automatic) */
        icm enable(ICM);
        delay ms(1000);
        /* Modify memory region value */
        message sha sram[0] = 0x80636261;
        message sha sram 2[0] = 0x8063626; //region 1 modified.
        /* Enable ICM */
        icm enable (ICM);
        delay ms(1000);
        /* Modify memory region value */
        message sha sram 2[0] = 0 \times 80636261;
        message_sha[0] = 0x8063626; //region 0 modified.
        /* Enable ICM */
        icm enable(ICM);
}
```



```
.stopbits = CONF_UART_STOP_BITS,
#endif
};

sysclk_init();
board_init();


sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
stdio_serial_init(CONF_TEST_USART, &usart_serial_options);
run_icm_sram_test(); // Based on the test, use the corresponding method to test.
while(1);
}
```

4.1.5. Output

After the initial configuration

- When the message_sha_sram array is modified, the program triggers the message "Memory region1 is modified" (main list of region1)
- When the message_sha_sram_2 array is modified, the program triggers the message "Memory region1 is modified" (secondary list of region1)
- When the message_sha array is modified, the program triggers the message "Memory region0 is modified" (main list of region0)

Figure 4-1. Output



4.2. Flash Integrity Check Example

The ICM can monitor both internal SRAM and internal Flash. The Flash is accessed using the available Flash APIs. The example uses the Flash address location TEST_PAGE_ADDRESS (symbolic constant, storing flash address in code), which is configurable. The program copies a predefined array into the flash location and the contents of the array are monitored by ICM. When the flash location is updated, the corresponding digest mismatch interrupt is invoked to indicate the region modified by the user.

4.2.1. ICM Configuration

- ICM uses the region region0 in the ICM main list to be monitored
- region0 monitors contents of TEST_PAGE_ADDRESS
- Compare mode set to true for region0
- Enable and register callbacks to be triggered on Region mismatch for region0
- Non Active Monitoring configuration requires ICM to be enabled to start monitoring the regions
- After Initial Configuration, the program modifies main list of region0



4.2.2. Code Snippet – I (Flash Initialization and Writing Flash with default content)

```
static void run icm flash test(void)
    /* ICM configuration */
    struct icm config icm cfg;
    uint32 t ul test page addr = TEST PAGE ADDRESS;
    uint32 t *pul test page = (uint32 t *) ul test page addr;
    uint32_t ul_rc;
uint32_t ul_idx;
    /* Initialize flash: 6 wait states for flash writing. */
    ul rc = flash init(FLASH ACCESS MODE 128, 6);
    if (ul rc != FLASH_RC_OK) {
       printf("-F- Initialization error %lu\n\r", (UL)ul rc);
        return :
    /* Unlock page */
    printf("-I- Unlocking test page: 0x%08lu\r\n", ul test page addr);
    ul rc = flash unlock(ul test page addr,
            ul_test_page_addr + IFLASH PAGE SIZE - 1, 0, 0);
    if (ul rc != FLASH_RC_OK) {
        printf("-F- Unlock error %lu\n\r", (UL)ul_rc);
    ul rc = flash erase sector(ul test page addr);
    if (ul_rc != FLASH_RC_OK) {
    printf("-F- Flash programming error %lu\n\r", (UL)ul rc);
        return ;
    ul rc = flash write(ul test page addr, message sha,
            64, 0);
    if (ul rc != FLASH RC OK) {
        printf("-F- Flash programming error %lu\n\r", (UL)ul rc);
        return ;
    /* Validate page */
    printf("-I- Checking page/flash write contents are successful ");
    for (ul idx = 0; ul idx < 16; ul idx++) {
        printf(".");
        if (pul_test_page[ul_idx] != message_sha[ul_idx]) {
    printf("\n\r-F- data error at %d \n\r", (int) ul_idx);
    printf("OK\n\r");
```

4.2.3. Code Snippet-II (Continued...ICM Configuration and Flash Monitoring)

```
/* ICM initialization */
    do_icm_init(ICM_SHA_1);

    /* Set region descriptor */

    /* Set region descriptor */
    set_region_descriptor_default(&reg_descriptor[0]);
    reg_descriptor[0].start_addr = (uint32_t)TEST_PAGE_ADDRESS; // Memory to be hashed reg_descriptor[0].cfg.is_end_mon = true;

    /* Set region descriptor start address */
    icm_set_reg_des_addr(ICM, (uint32_t)&reg_descriptor[0]);

    /* Set hash area start address */
    icm_set_hash_area_addr(ICM, (uint32_t)output_sha);

    /* Enable ICM */
    icm_enable(ICM);
```



```
delay_ms(200);

/* Set region monitoring mode to compare mode */
reg_descriptor[0].cfg.is_compare_mode = true;

/* Set callback function for digest mismatch interrupt handler */
icm_set_callback(ICM, reg_dig_mismatch_handler, ICM_REGION_NUM_0,
ICM_INTERRUPT_RDM, 1);

/* Modify memory region value */
message_sha[0] = 0x8063626;

ul_rc = flash_write(ul_test_page_addr, message_sha, 64, 0);

/* Enable ICM */
icm_enable(ICM);
}
```

4.2.4. Output

After the initial configuration, the program modifies the contents of TEST_PAGE_ADDRESS (Flash location). This triggers the Message **Memory region0 is modified** (main list of region0).

Figure 4-2. Output

```
Eile Edit Setup Control Window Help

I - Unlocking test page: 0x06289408

I - Checking page/flash write contents are successful ......OK

Memory region0 is modified
```

4.3. Hash Generation Example

The SHA (Secure Hash Algorithm) is one of the various cryptographic hash functions. A cryptographic hash is like a signature for a text or a data file. For example, SHA-256 algorithm generates an almost-unique, fixed size 256-bit (32-byte) hash. Hash is a one way function – it cannot be decrypted. Hence, this is suitable for password validation, challenge hash authentication, anti-tamper, digital signatures. The ICM contains SHA-1, SHA-224 and SHA-256 engines. The example shows the Hash generation for SHA-224 and SHA-256.

After specifying the region and algorithm to be hashed, the hash value generated by ICM module is validated with a known set of Hash value for the specific memory region. The example displays whether Hash Generated by ICM matches with predefined Hash value set inside the program for the specific memory range.

Note: We can use online SHA tools to generate hash value for a stream.

The example uses the Hash value available in the datasheet under the section, **Message Digest Example**.

4.3.1. ICM Configuration

ICM uses region region0 in the ICM main list to be monitored



- Enable and register callbacks to be triggered on Hash completion for Region0
- After Initial Configuration, the program performs hash for SHA-224 and SHA-256 and validates the result with known set of values on SHA-224 and SHA-256.

4.3.2. Code Snippet – ICM Hash Generation and Verification

```
static void run icm hash test(void)
    //perform default ICM initialization.
    do_icm_init(ICM_SHA_1);
/* Set region descriptor */
    set region descriptor default (&reg descriptor[0]);
    req descriptor[0].start addr = (uint32 t) message sha; // Memory to be hashed
    reg_descriptor[0].cfg.is_end_mon = true;
    /* Set region descriptor start addres */
    icm set reg des addr(ICM, (uint32 t)&reg descriptor);
    /* Set hash area start addres */
    icm set hash area addr(ICM, (uint32 t)output sha);
    /* Set callback function for region hash complete interrupt handler */
    icm_set_callback(ICM, reg_hash_complete_handler,
             ICM REGION_NUM_0, ICM_INTERRUPT_RHC, true);
    //hash test completed..
    do hash test (ICM SHA 224);
    do_hash_test(ICM_SHA_256);
}
static void do hash test(enum icm algo algo)
    const char *temp[]={"SHA-256","SHA-224"};
    int iMax= (algo== ICM SHA 256)?8:7;
    gs icm hash invoked=0;
    reg descriptor[0].cfg.algo = algo;
    /* Enable ICM */
    icm enable (ICM);
    while(!gs_icm_hash_invoked); // wait till hash complete.
    if (!gs icm triggered)
        printf("%s hash values mismatch!!!\r\n", (algo == ICM SHA 256)?temp[0]:temp[1]);
    else
        printf("%s hash values matched!!!\r\n", (algo == ICM SHA 256)?temp[0]:temp[1]);
        printf("Hash values in LE format :");
        for( int i=0;i<iMax;i++)</pre>
             printf("0x%lu ", output sha[i]);
        printf("\r\n");
static void reg hash complete handler(uint8 t reg num)
    UNUSED(reg_num);
    gs_{icm_triggered=0;}
    if((output_sha[0] == 0x227D0923) &&
             (output_sha[1] == 0x22D80534) &&
             (output_sha[2] == 0x77A44286) &&
(output_sha[3] == 0xB355A2BD) &&
             (output_sha[4] == 0xE4BCAD2A) &&
             (output_sha[5] == 0xF7B3A0BD) &&
(output_sha[6] == 0xA79D6CE3)) {
        gs icm_triggered = 1;
    if((output sha[0] == 0xBF1678BA) &&
             (\text{output sha}[1] == 0xEACF018F) &&
             (output_sha[2] == 0xDE404141) &&
             (output_sha[3] == 0x2322AE5D) &&
(output_sha[4] == 0xA36103B0) &&
             (output sha[5] == 0x9C7A1796) &&
             (output_sha[6] == 0x61FF10B4) &&
(output_sha[7] == 0xAD1500F2)) {
        gs_icm_triggered = 1;
```




```
}
   gs_icm_hash_invoked=1;
}
```

4.3.3. Output

After the initial configuration, the program validates whether the generated hash value matches with predefined values for region0. The program also prints the Hash value of 224-bit/256-bit data in Little Endian (LE) format.

Figure 4-3. Output



4.4. Security Feature Example

When an undefined register is accessed, the URAD bit in the Interrupt Status Register (ICM_ISR) is set if it is unmasked. This is used when unidentified access to ICM registers are triggered to modify ICM configuration after ICM module is enabled.

4.4.1. ICM Configuration

- ICM uses region0 in the ICM main list to be monitored
- The region0 monitors message_sha array (Contiguous)
- Compare mode set to true for region0
- Enable and register callbacks to be triggered on undefined register access
- After Initial Configuration, the program modifies the Hash engine used for SHA-256. This triggers the callback on undefined register access, indicating security issue

4.4.2. Code Snippet- ICM Security Access Example

```
static void run icm security test (void)
         /* ICM configuration */
        struct icm config icm cfg;
        /* ICM initialization */
        icm_cfg.is_write_back= false;
        icm_cfg.is_dis_end_mon = false;
        icm cfg.is sec list branch = false;
         icm cfg.bbc = \overline{0};
        icm cfg.is auto mode = true;
        icm_cfg.is_dual_buf = false;
icm_cfg.is_user_hash = false;
        icm cfg.ualgo = ICM SHA 1;
        icm cfg.hash area val = 0;
        icm cfg.des area \overline{\text{val}} = 0;
        icm_init(ICM, &icm_cfg);
         /* Set region0 descriptor */
        set region descriptor default(&reg descriptor[0]);
        reg_descriptor[0].start_addr = (uint32_t)message_sha;
```




```
/* Set region monitoring mode to compare mode and use corresponding configurations to
set ICM in auto mode *.
       reg descriptor[0].cfg.is compare mode = true;
       reg_descriptor[0].cfg.is_wrap = true;
       reg descriptor[0].cfg.is end mon = false;
       reg descriptor[0].next addr = NULL;
       /* Set region descriptor start address */
       icm set reg des addr(ICM, (uint32 t) & reg descriptor[0]);
       /* Set hash area start address */
       icm set hash area addr(ICM, (uint32 t)output sha);
       /* Set callback function for register modified interrupt handler */
       /* Enable ICM */
       icm enable (ICM);
       delay ms(2000);
       /* Modify Register setting */
       icm set algo(ICM, ICM_CFG_UALGO_SHA256);
       delay ms (2000);
static void reg urad handler (uint8 t reg num)
   if(reg num == ICM REGION NUM 0)
         printf("ICM Register Modified \r\n");
      icm_reset(ICM);
```

4.4.3. Output

After the initial configuration, the program modifies contents of ICM CFG register. This triggers the Message ICM Register Modified.

Figure 4-4. Output



4.5. Auto Monitoring Feature Example

The ICM can perform Active monitoring of contiguous and non-contiguous memory.

The ASCD bit of the ICM_CFG register is used to activate the ICM Automatic Mode. When ICM_CFG.ASCD is set, the ICM performs the following actions:

- The ICM controller passes through the Main List once with CDWBN bit in the context register at 0
 (i.e. Write Back activated) and EOM bit in context register at 0.
- When WRAP = 1 in ICM_RCFG, the ICM controller enters active monitoring with CDWBN bit in context register now set and EOM bit in context register cleared. The bits CDWBN and EOM in ICM_RCFG have no effect.



The example monitors the arrays defined in the internal SRAM. When the data is modified, the digest mismatch interrupt is invoked to indicate the region that was modified by the user.

4.5.1. ICM Configuration

- ICM uses region0 for monitoring
- The region0 monitors message sha array defined in SRAM
- Compare mode set to true for region0
- Enable and register callbacks to be triggered on Region mismatch for region0
- Automatic configuration is set on ICM
- ICM is enabled
- After Initial Configuration, the program modifies the following region:
 - Main list of region0

4.5.2. Code Snippet – ICM Active Monitoring

```
static void run icm auto test(void)
        /* ICM configuration */
        struct icm config icm cfg;
         /* ICM initialization *,
        icm cfg.is_write_back= false;
        icm cfg.is dis end mon = false;
        icm_cfg.is_sec_list_branch = false;
icm_cfg.bbc = 0;
        icm_cfg.is_auto_mode = true;
icm_cfg.is_dual_buf = false;
icm_cfg.is_user_hash = false;
        icm cfg.ualgo = ICM SHA 1;
        icm cfg.hash area val = 0;
        icm cfg.des area val = 0;
        icm init(ICM, &icm_cfg);
         /* Set region0 descriptor */
         set region descriptor default(@reg descriptor[0]);
        reg descriptor[0].start addr = (uint32 t)message sha;
                 /* Set region monitoring mode to compare mode */
         reg_descriptor[0].cfg.is_compare_mode = true;
        reg_descriptor[0].cfg.is_wrap = true;
reg_descriptor[0].cfg.is_end_mon = false;
         reg descriptor[0].next addr = NULL;
         /* Set region descriptor start address */
         icm set reg des addr(ICM, (uint32 t)&reg descriptor[0]);
         /* Set hash area start address */
        icm set hash area addr(ICM, (uint32 t)output sha);
         /* Set callback function for digest mismatch and register modified interrupt handler
* /
        icm set callback(ICM, reg dig mismatch handler, ICM REGION NUM 0,ICM INTERRUPT RDM,
1);
         /* Enable ICM */
        icm enable(ICM);
        message sha[0] = 0x8063626;
        delay \overline{ms}(2000);
```

4.5.3. Output

After initial configuration, the program modifies contents of the region0. This triggers the Message "Memory region0 is modified". Since this mode is used in Active Monitoring, the same message is displayed repeatedly.



Figure 4-5. Output





5. References

5.1. Atmel SAM S7/ E7/ V7 Datasheets

The complete datasheet for each device contains block diagrams of the peripherals and details about implementing firmware for the device. It also contains the electrical specifications and expected characteristics of the device.

The complete datasheets are available in the Documents section of the product pages

- SAM S70: http://www.atmel.com/products/microcontrollers/arm/sam-s.aspx?tab=overview#sams70
- SAM E70: http://www.atmel.com/products/microcontrollers/arm/sam-e.aspx#same70
- SAM V70: http://www.atmel.com/products/microcontrollers/arm/sam-v-mcus.aspx#samv70
- SAM V71: http://www.atmel.com/products/microcontrollers/arm/sam-v-mcus.aspx#samv71

5.2. Reference Application Notes

- 1. Getting Started with SAM V71 Microcontrollers
- 2. Atmel AT12874: Getting Started with SAM S70/E70

These application notes can be downloaded from http://www.atmel.com/products/microcontrollers/arm/default.aspx?tab=documents.

5.3. ASF User Manual

- 1. Atmel AVR4029: Atmel Software Framework Getting Started
- 2. Atmel AVR4030: AVR Software Framework Reference Manual

These documents can be downloaded from http://www.atmel.com/tools/avrsoftwareframework.aspx? tab=documents.



6. Revision History

Doc Rev.	Date	Comments
42703A	4/2016	Initial document release.

















Atmel Corporation

1600 Technology Drive, San Jose, CA 95110 USA

T: (+1)(408) 441.0311

F: (+1)(408) 436.4200

www.atmel.com

© 2016 Atmel Corporation. / Rev.: Atmel-42703A-ICM-Usage-on-SAM-S/E/V70/71-Microcontrollers_AT12869_Application Note-04/2016

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. ARM®, Cortex®, ARM Connected® logo, and others are the registered trademarks or trademarks of ARM Ltd. Windows® is a registered trademark of Microsoft Corporation in U.S. and or other countries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.