

---

## **NAND Flash Interface with EBI on Cortex-M Based MCUs**

---

### **Introduction**

---

The External Bus Interface (EBI) is used to transfer data to and from the external memory. The EBI of the MCU transfers data between the internal AHB bus and the external memories.


The EBI is mapped to the external RAM region of the Cortex®-M core. The external RAM region (0x60000000–0x9FFFFFFF) of the Cortex-M7 memory system is intended for either on-chip or off-chip memory.

This document focuses on the interfacing of the NAND Flash with EBI using a Static Memory Controller (SMC). A part of the EBI which can handle several external memory and peripheral devices are as follows::

- SRAM
- PSRAM
- PROM
- EEPROM
- LCD Module
- NOR Flash
- NAND Flash

The SMC is accessed through the AHB bus matrix from the CPU core. The SMC can be connected to an external static memory, such as a NAND Flash through the multiplexed /IO pins.

**Figure 1. NAND Interface with SMC**



### **Applicable MCUs:**

Microchip's Cortex-M7 and M4 based MCUs with EBI-SMC, that is, ATSAMV71, ATSAME70, ATSAM4E.

---

## Table of Contents

---

Introduction.....	1
1. Interfacing With SMC.....	3
2. Hardware Interface Initialization.....	5
3. Tips and Tricks.....	6
4. References.....	10
The Microchip Web Site.....	11
Customer Change Notification Service.....	11
Customer Support.....	11
Microchip Devices Code Protection Feature.....	11
Legal Notice.....	12
Trademarks.....	12
Quality Management System Certified by DNV.....	13
Worldwide Sales and Service.....	14

## 1. Interfacing With SMC

The SMC supports NAND Flash devices with 8-bit and 16-bit data buses.

The SMC embeds the NAND Flash logic which handles all the commands, addresses and data sequences of the NAND low-level protocol. The SMC features dedicated address space for each NAND Flash Chip Select (NCSx) that is used for command, address and data transfer to and from the NAND Flash, minimizing CPU overhead. A maximum of 4 NAND Flash memories can be connected to the SMC using the NAND Chip Select signal.

The Address Latch Enable (ALE) and Command Latch Enable (CLE) signals on the NAND Flash device are driven by the address bits, A22 and A21, of the address bus.

The address space allocated for the command, address, and data going to and from the NAND Flash for each NAND chip select (NCSx) is listed in the following table. Whenever a command or an address byte is written to the respective address space, the NAND control signals, ALE or CLE, will be enabled.

**Table 1-1. NAND Chip Select and Corresponding Address Space**

NAND Chip Select (NCSx)	Address Space		Address for Transferring Data Bytes to the NAND Flash	Address for Transferring Address Bytes to the NAND Flash	Address for Transferring Command Bytes to the NAND Flash
NCS0	0x6000_0000	0x60FF_FFFF	0x6000_0000	0x6020_0000	0x6040_0000
NCS1	0x6100_0000	0x61FF_FFFF	0x6100_0000	0x6120_0000	0x6140_0000
NCS2	0x6200_0000	0x62FF_FFFF	0x6200_0000	0x6220_0000	0x6240_0000
NCS3	0x6300_0000	0x6FFF_FFFF	0x6300_0000	0x6320_0000	0x6340_0000

Writing the READ ID command (0x90) to the memory location 0x60400000 triggers the CLE and places the data 0x90 on the data bus D0-D7 for the 8-bit NAND Flash.

Similarly, writing the 0x00 column address to the memory location 0x60200000 triggers the ALE and places the data 0x00 on the data bus D0-D7 for the 8-bit NAND Flash.

Code Example:

```
/* Assign NCS0 specific memory address to the variables */
static uint32_t data_addr    = 0x60000000;
static uint32_t address_addr = 0x60200000;
static uint32_t command_addr = 0x60400000;


/* Send command to the NAND Flash. */
*((volatile uint8_t *)command_addr) = (uint8_t)command;

/* Send address to the NAND Flash. */
*((volatile uint8_t *)address_addr) = (uint8_t)address;

/* Write 8-bit data to the NAND Flash. */
*((volatile uint8_t *)data_addr) = (uint8_t)data;
```

The following figure shows the Read ID command and the response from the NAND Flash memory part number K9F4G08U0E.

**Figure 1-1. Read ID Command Operation**



## 2. Hardware Interface Initialization


The following hardware connections and register initialization steps are described for the ATSAMV71Q21 144-pin package.

**Note:** The initialization is shown for the reference purpose only, and for other MCUs, refer to the *Package and Pinout* chapter of the respective data sheet.

The I/O pin initialization for the 8-bit NAND is connected to the NCS0:

- To initialize the 8-bit D0-D7 data bus, configure the Port C, PC0 to PC7 in Peripheral-A mode
- To initialize the NANDOE, configure the Port C, PC9 in Peripheral-A mode
- To initialize the NANDWE, configure the Port C, PC10 in Peripheral-A mode
- To initialize the NANDCLE, configure the Port C, PC17 in Peripheral-A mode
- To initialize the NANDALE, configure the Port C, PC16 in Peripheral-A mode
- To initialize the R/nB, configure any PIO as an input pin with pull-up enabled
- To initialize the nCE, configure any PIO as an output pin (refer to [Tips and Tricks](#) for the supported nCE connection types)

**Figure 2-1. MCU-8-Bit NAND Hardware Connection**



\* For the application requiring the Write Protect feature, nWP shall be assigned to a PIO. Otherwise, nWP shall be pulled-up permanently.

Follow these register settings for the initialization:

- Enable the SMC peripheral clock.
- Enable the Port C clock.
- Depending on the nCE and R/nB pin selected, enable the corresponding port.
- Set the SMC\_NFCS0 bit in the SMC NAND Flash Chip Select Configuration Register to assign the NCS0 to the connected NAND Flash.
- Set the SMC setup, pulse, and cycle timing based on the timing parameters recommended by the NAND Flash manufacturer. Refer to the AC Characteristics in the NAND Flash specification.
- Set the required bits in the SMC\_MODE0 register, that is, set the READ\_MODE, WRITE\_MODE and DBW = 0

### 3. Tips and Tricks

#### The MPU region setting for EBI

To ensure that the processor preserves the transaction order and correct NAND Flash behavior, and the NAND Flash address space must be declared in the Memory Protection Unit (MPU) as *Device* or *Strongly-ordered* memory.


#### Error Correction Code (ECC)

The SMC does not support the hardware ECC. The software has to handle the generation and verification of ECC bytes for the spare area of the NAND Flash page. The Advanced Software Framework (ASF) from Microchip provides the software API for generating 3-byte hamming code for a data block with the size as a multiple of 256 bytes, that is, 22 bits per 256 bytes. The ECC verification API of the ASF is capable of detection and correction of a 1-bit error per 256 bytes and a multi-bit error detection per 256 bytes.

#### Chip Enable (nCE)

If the Chip Enable (nCE) signal of the NAND Flash is connected to a PIO line, then it remains asserted even when NCSx is not selected, preventing the NAND Flash from returning to Standby mode. The connection of nCE to either NCSx (x=0, 1, 2, 3) or any PIO depends on the NAND Flash specification. For example, if NAND Flash is of the *CE don't care* type, then the nCE signal must be connected to NCSx.

**Figure 3-1. The nCE Connectivity Options**



#### Ready/Busy (R/nB)

The ready/busy (R/nB) signal of the NAND Flash must be connected to a PIO input.


#### SMC Timing

The read and write timing cycles required to access the NAND Flash are built on the SMC core clock cycle, which can be enabled or disabled through the Power Management Controller (PMC). The SMC Core clock is derived from the Master Clock (MCK) and therefore, MCK = SMC Clock.

The read and write timings are defined separately for each Chip Select (NCSx) as an integer multiple of the Master Clock cycles.

- Read Timing:
  - The read from the Flash is either controlled by the NRD (also referred to as NANDOE or nRE) or the NCS (also referred to as NCSx. Where, x = 0,1,2,3). The SMC needs to know when the read data is available on the data bus. This is achieved through the READ\_MODE bit in the SMC\_MODE register.

**Figure 3-2. Read Waveform**



READ\_MODE:

0: The read operation is controlled by the NCS signal.

1: The read operation is controlled by the NRD signal.

When READ\_MODE = 1,

$$\text{NRD\_CYCLE} = \text{NRD\_SETUP} + \text{NRD\_PULSE} + \text{NRD\_HOLD}$$


When READ\_MODE = 0,

$$\text{NRD\_CYCLE} = \text{NCS\_RD\_SETUP} + \text{NCS\_RD\_PULSE} + \text{NCS\_RD\_HOLD}$$

The data from the NAND Flash is available during the falling edge of the nRE.

- Write Timing
  - Writing to the Flash is controlled by the NWE (also referred as NANDWE or nWE) or the NCS (also referred as NCSx. Where, x = 0,1,2,3). This is achieved through the WRITE\_MODE bit in the SMC\_MODE register.

**Figure 3-3. Write Waveform**



#### WRITE\_MODE

0: The write operation is controlled by the NCS signal.

1: The write operation is controlled by the NWE signal.

When `WRITE_MODE = 1`,

$$\text{NWE\_CYCLE} = \text{NWE\_SETUP} + \text{NWE\_PULSE} + \text{NWE\_HOLD}$$

When `WRITE_MODE = 0`,

$$\text{NWE\_CYCLE} = \text{NCS\_WR\_SETUP} + \text{NCS\_WR\_PULSE} + \text{NCS\_WR\_HOLD}$$

The data to the NAND Flash is latched during the rising edge of the nWE.

- Sample calculation of the SMC timing:  
As mentioned previously, the SMC timing parameters are highly dependent on the NAND Flash characteristics.

The following example shows how to calculate the read-timing value.

Given input parameters:

`MCK = 150 MHz`

`READ_MODE = 1`

`RE Pulse Width (tRP) = min. 12 ns` (from NAND Flash AC characteristics specification)

A `tRp` of 12 ns can be achieved by selecting the proper value in the `NRD_PULSE` register.

`NRD_PULSE` should be  $\geq 12$  ns

`SMC Clock period` =  $1/\text{MCK} = 1/150 \text{ MHz} = 6.7 \text{ ns} \approx 7 \text{ ns}$

Therefore, `NRD_PULSE` =  $X * 7 \text{ ns} \geq 12 \text{ ns}$

$X \geq 2$



Therefore, the value to be loaded in the NRD\_PULSE register should be  $\geq 2$

The value selection for the SMC timing register must be done with care. A bigger value might have impact over the performance, where a smaller value might have impact over the normal functionality. Therefore, an optimum value must be chosen.

**Note:** Programming either the read and write PULSE timing to zero is not permitted.

**Note:** The SMC NAND Flash Controller on the Cortex-M3 based MCU (i.e., ATSAM3U) is more advanced than what is available on the Cortex-M7 or Cortex-M4 based MCUs.

The following are some of the key features available on the ATSAM3U MCUS; however, these are not applicable on the ATSAM4E or the STSAMV71:

1. Various page size configurations, such as 512+16 bytes (main area + spare area), 1024+32 bytes, 2048+64 bytes and 4096+128 bytes.
2. Hardware ECC support for all page size configurations.
3. Dedicated NFC (NAND Flash controller) SRAM for data transfer.
4. Dedicated interrupt support for data transfer status.

For additional information, refer to the respective product data sheet which are available for download from the Microchip web site.

## **4. References**

For additional information, refer to these documents:

- SAM V71 SMART ARM-Based Flash MCU Data Sheet:  
[http://ww1.microchip.com/downloads/en/DeviceDoc/Atmel-44003-32-bit-Cortex-M7-Microcontroller-SAM-V71Q-SAM-V71N-SAM-V71J\\_Datasheet.pdf](http://ww1.microchip.com/downloads/en/DeviceDoc/Atmel-44003-32-bit-Cortex-M7-Microcontroller-SAM-V71Q-SAM-V71N-SAM-V71J_Datasheet.pdf)
- SAM4E Series SMART ARM-Based Flash MCU Data Sheet:  
[http://ww1.microchip.com/downloads/en/DeviceDoc/Atmel-11157-32-bit-Cortex-M4-Microcontroller-SAM4E16-SAM4E8\\_Datasheet.pdf](http://ww1.microchip.com/downloads/en/DeviceDoc/Atmel-11157-32-bit-Cortex-M4-Microcontroller-SAM4E16-SAM4E8_Datasheet.pdf)
- SAM3U Series SMART ARM-Based Flash MCU Data Sheet:  
[http://ww1.microchip.com/downloads/en/DeviceDoc/Atmel-6430-32-bit-Cortex-M3-Microcontroller-SAM3U4-SAM3U2-SAM3U1\\_Datasheet.pdf](http://ww1.microchip.com/downloads/en/DeviceDoc/Atmel-6430-32-bit-Cortex-M3-Microcontroller-SAM3U4-SAM3U2-SAM3U1_Datasheet.pdf)
- For ARM reference:
  - <http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0646a/CHDBIJJE.html>
  - <http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0553a/CHDBIJJE.html>

## The Microchip Web Site

---

Microchip provides online support via our web site at <http://www.microchip.com/>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## Customer Change Notification Service

---

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at <http://www.microchip.com/>. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## Customer Support

---

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://www.microchip.com/support>

## Microchip Devices Code Protection Feature

---

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.

- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

## Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Helder, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-2858-9

## **Quality Management System Certified by DNV**

---

### **ISO/TS 16949**

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

## Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<b>Corporate Office</b> 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: <a href="http://www.microchip.com/support">http://www.microchip.com/support</a> Web Address: <a href="http://www.microchip.com">www.microchip.com</a>	<b>Australia - Sydney</b> Tel: 61-2-9868-6733 <b>China - Beijing</b> Tel: 86-10-8569-7000 <b>China - Chengdu</b> Tel: 86-28-8665-5511 <b>China - Chongqing</b> Tel: 86-23-8980-9588 <b>China - Dongguan</b> Tel: 86-769-8702-9880 <b>China - Guangzhou</b> Tel: 86-20-8755-8029 <b>China - Hangzhou</b> Tel: 86-571-8792-8115 <b>China - Hong Kong SAR</b> Tel: 852-2943-5100 <b>China - Nanjing</b> Tel: 86-25-8473-2460 <b>China - Qingdao</b> Tel: 86-532-8502-7355 <b>China - Shanghai</b> Tel: 86-21-3326-8000 <b>China - Shenyang</b> Tel: 86-24-2334-2829 <b>China - Shenzhen</b> Tel: 86-755-8864-2200 <b>China - Suzhou</b> Tel: 86-186-6233-1526 <b>China - Wuhan</b> Tel: 86-27-5980-5300 <b>China - Xian</b> Tel: 86-29-8833-7252 <b>China - Xiamen</b> Tel: 86-592-2388138 <b>China - Zhuhai</b> Tel: 86-756-3210040	<b>India - Bangalore</b> Tel: 91-80-3090-4444 <b>India - New Delhi</b> Tel: 91-11-4160-8631 <b>India - Pune</b> Tel: 91-20-4121-0141 <b>Japan - Osaka</b> Tel: 81-6-6152-7160 <b>Japan - Tokyo</b> Tel: 81-3-6880-3770 <b>Korea - Daegu</b> Tel: 82-53-744-4301 <b>Korea - Seoul</b> Tel: 82-2-554-7200 <b>Malaysia - Kuala Lumpur</b> Tel: 60-3-7651-7906 <b>Malaysia - Penang</b> Tel: 60-4-227-8870 <b>Philippines - Manila</b> Tel: 63-2-634-9065 <b>Singapore</b> Tel: 65-6334-8870 <b>Taiwan - Hsin Chu</b> Tel: 886-3-577-8366 <b>Taiwan - Kaohsiung</b> Tel: 886-7-213-7830 <b>Taiwan - Taipei</b> Tel: 886-2-2508-8600 <b>Thailand - Bangkok</b> Tel: 66-2-694-1351 <b>Vietnam - Ho Chi Minh</b> Tel: 84-28-5448-2100	<b>Austria - Wels</b> Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 <b>Denmark - Copenhagen</b> Tel: 45-4450-2828 Fax: 45-4485-2829 <b>Finland - Espoo</b> Tel: 358-9-4520-820 <b>France - Paris</b> Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 <b>Germany - Garching</b> Tel: 49-8931-9700 <b>Germany - Haan</b> Tel: 49-2129-3766400 <b>Germany - Heilbronn</b> Tel: 49-7131-67-3636 <b>Germany - Karlsruhe</b> Tel: 49-721-625370 <b>Germany - Munich</b> Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 <b>Germany - Rosenheim</b> Tel: 49-8031-354-560 <b>Israel - Ra'anana</b> Tel: 972-9-744-7705 <b>Italy - Milan</b> Tel: 39-0331-742611 Fax: 39-0331-466781 <b>Italy - Padova</b> Tel: 39-049-7625286 <b>Netherlands - Drunen</b> Tel: 31-416-690399 Fax: 31-416-690340 <b>Norway - Trondheim</b> Tel: 47-7289-7561 <b>Poland - Warsaw</b> Tel: 48-22-3325737 <b>Romania - Bucharest</b> Tel: 40-21-407-87-50 <b>Spain - Madrid</b> Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 <b>Sweden - Gothenberg</b> Tel: 46-31-704-60-40 <b>Sweden - Stockholm</b> Tel: 46-8-5090-4654 <b>UK - Wokingham</b> Tel: 44-118-921-5800 Fax: 44-118-921-5820