

STM32G4 Mainstream Series Mixed Signals MCU



STM32G4: Continuity in STM32 MCUs

2



Keep releasing your growing creativity





G4 = Next Generation of F3 series

3

- **Gain in robustness, Safety, Security**

- ✓ EMC (EMI, EMS) → continuous improvement
- ✓ **Dual Bank** Flash w/ ECC (Live FW Upgrade)
- ✓ HW encryption AES
- ✓ **Securable Memory Area**

- **Gain in Performance**

- ✓ **170MHz** even from internal oscill. (**213DMIPS**)
 1. ART accelerator (~dynamic cache)
 2. CCM-SRAM Routine Booster (~static cache)
 3. **Mathematical accelerator** (Trigo, Filtering)
- ✓ Better dynamic power conso (160µA/Mhz) = ~2.7 times lower than F3 series

- **Gain in Peripheral set and Architecture**

- ✓ **1%** RC accuracy [-5°..90°C], 2% full range
- ✓ ADC with HW oversampling = 16-bit resolution
- ✓ Renewed Op-Amp, DAC, Comparator
- ✓ New HR timer features (digital part)
- ✓ MC timer improvements (encoder mode...)
- ✓ USB type-C with Power Delivery incl. PHY
- ✓ 85°, 105° and up to **125°C** (limited condition)

- **STM32 F3 portfolio extension**


- ✓ D-Power portfolio (STM32F334) extension
- ✓ **NEW 128pin** and **80pin** package (LQFP)



STM32G4 Series

4

Ideal for applications requiring MCU with advanced and rich analog peripherals




- Control applications (Motor Control...)
- Industrial equipment
- Instrumentation and Measurement
- Digital Power
 - Digital SMPS (switch mode power supply)
 - PFC (power factor correction)

Reducing PCB Size and BOM Cost

5



System-on-Chip – All-in-one solution




STM32G4 Series – Key Messages

6



Performance

- Arm® Cortex®-M4 at 170 MHz
- 213 DMIPS and 550 CoreMark® results
- Better dynamic power consumption (163µA/MHz)
- ART Accelerator™ (dynamic cache)
- Mathematical accelerators
- CCM-SRAM Routine Booster (static cache)




Rich Integrated Analog and Digital

- Op-Amps (Built-in gain), DACs, Comparators
- 12-bit ADCs 4Msps with hardware oversampling
- CAN-FD (flexible data rate – 8Msps bit rate)
- High resolution timer (184 ps)
- USB type-C Power Delivery3.0
- 1% RC accuracy [-5°..90°C], 2% full T° range



Safety and security focus

- Dual Bank Flash with ECC (error code correction)
- Securable Memory Area
- Hardware encryption AES-256
- SIL, Class-B
- SRAM with Parity bit
- Secure Live Upgrade
- Functional safety design packages



Complete portfolio


- Complements existing STM32F3 Series portfolio
- From -40°C up to 85 or 125°C devices
- From 32- up to 128-pin
- From 32KB to 512KB Flash

Greater Performance

7



Pure 170 MHz CPU performance (Arm® Cortex®-M4) with 3 accelerators



Arm Cortex-M4 with **FPU**

Up to 170 MHz CPU frequency

Up to 213 DMIPS and 550 CoreMark® results

3 different HW accelerators:

- **ART accelerator** (~dynamic cache)
→ Full code acceleration (average)
- **Routine Booster CCM-SRAM** (~static cache) → determinism preserved
- **Mathematical** (Cordic + FMAC)

NEW



Function acceleration and CPU offload

1. Cordic (Trigo)


- Very helpful for Field Oriented Motor Control method (FOC)

- Vector rotation (polar to rectangular): Sin, Cos
- Vector translation (rectangular to polar): Atan2, Modulus
- Sinh, Cosh, Exp
- Atan, Atanh
- Square root
- Ln


2. Filter Math ACcelerator (FMAC)

- Can be used to create
 - 3p3z Compensator (\rightarrow Digital power)
 - Sigma Delta modulator
 - Noise Shaper

FIR filter



IIR filter



Rich, Advanced Analog

9



Mixed-signal SoC for wide variety of applications

ADC (up to 5)	Values
Topology	SAR 12-bit + HW oversampling → 16-bit
Sampling rate	Up to 4 Msps
Input	Single-ended and differential
Offset and Gain compensation	Auto calibration to reduce gain and offset

DAC (up to 7)	Values
Sampling rate	15 Msps (internal) 1Msps (from buffered output)
Settling time	16ns

Op-Amp (up to 6)	Values
GBW	13 MHz
Slew rate	45 V/μs
Offset	3mV over full T° range 1.5mV @ 25°C
PGA Gain (accuracy)	2, 4, 8, 16, -1,-3,-7,-15 (1%) 32, 64, -31,-63 (2%)


Comparator (up to 7)	Values
Power supply	1.62 .. 3.6V
Propagation delay	16.7ns
Offset	-6 .. +2 mV
Hysteresis	8 steps: 0, 9, 18, 27, 36, 45, 54, 63 mV



Dynamic Efficiency Modes

10

When Mainstream MCU Series meets low-power requirements



Conditions: 25°C, $V_{DD} = 3V$

Note : * without RTC / with RTC

Key Features for Targeted Applications

11



Motor Control

Home appliances, E-bikes, Air Conditioning

- Fast CPU 170MHz
- Mathematical accelerator (Cordic)
- Advanced Motor Control timers
- Fast comparators
- 4Msps ADC-12bit + HW oversampling
- Op-Amp with built-in gain (PGA)
- DAC-12bit
- 1% RC accuracy (UART communication w/o external Xtal)



High-End Consumer

Rechargeable devices, drones, toys


- Low-thickness, small form-factor
- Low consumption in run mode ~ 160µA/MHz
- Embedded analog
- SAI (Sound Audio Interface)
- USB type-C Power Delivery 3.0



Industrial devices Measurements

Industrial equipment

- Fast CPU 170MHz
- Mathematical accelerator (Cordic)
- High temperature 125°C
- CAN FD support
- SPI, USART, I²C
- Advanced timers
- Real Time Clock with backup registers
- Dual bank flash for **live** upgrade
- AES & security



Digital Power

Servers, Telecom, EV Charging station

- Fast CPU 170 MHz
- Mathematical accelerator (Filtering)
- 12ch High Resolution timer (184ps)
- 4Msps ADC-12bit + HW oversampling
- Fast comparators (17ns)
- Embedded analog
- Dual bank flash for **live** upgrade
- AES & security
- FMAC for 3p3z compensation




Ease Digital Power Conversion

12



Enhance your digital power solutions using the STM32G4's full features High Resolution Timer (HRTIM)





STM32 G4 products lines

14



General Purpose

Applications Specific





STM32 G4

Block diagrams & Portfolio



Common peripherals and architecture:

ARM Cortex-M4 + FPU
170MHz

ETM, MPU

Math Accelerator/

Securable Memory Area

Com. Peripheral:
USART, SPI, I2C, SAI

Multiple general-purpose
timers

Integrated reset and brown-
out warning

Multiple DMA

2x watchdogs
Real-time clock

Integrated regulator
PLL and clock circuit

Main oscillator and
32 kHz oscillator

Low-speed and high-speed
internal RC oscillator

-40 to +85 °C and up to
105°C operating
temperature range

Low voltage 1.65 to 3.6 V

Temperature sensor

STM32 G4 product lines

16

STM32G4x4 – Hi-Resolution line

Up to 512KB Flash	Up to 96KB SRAM	Up to 32KB CCM	FSMC	Up to 5x 12b ADC 5MSPS	Up to 6x Op-Amp	Up to 7x Comp.	Up to 7x 12b DAC	3x 16-bit AMC timer	CAN-FD USB-PD	12 ch Hi-Res Timer
-------------------------	-----------------------	----------------------	------	------------------------------	--------------------	-------------------	---------------------	------------------------	------------------	--------------------------

STM32G4x3 - Performance Line

Up to 512KB Flash	Up to 96KB SRAM	Up to 32KB CCM	FSMC	Up to 5x 12b ADC 5MSPS	Up to 6x Op-Amp	Up to 7x Comp.	Up to 7x 12b DAC	3x 16-bit AMC timer	CAN-FD USB-PD
-------------------------	-----------------------	----------------------	------	------------------------------	--------------------	-------------------	---------------------	------------------------	------------------

STM32G4x1 - Access Line

Up to 512KB Flash	Up to 96KB SRAM	Up to 32KB CCM		2x 12b ADC 5MSPS	3x Op-Amp	4x Comp.	4x 12b DAC	2x 16-bit AMC timer	CAN-FD USB-PD
-------------------------	-----------------------	----------------------	--	------------------------	--------------	-------------	---------------	------------------------	------------------




STM32 G4 - 512KB die - STM32G47x

17

Key parameters

- 96KB SRAM + 32KB CCM-SRAM with parity bit (partial)
- **3x Accelerators: ART + CCM-SRAM + Mathematic**
- **213DMIPS**
- **Dual Bank (RWW) Flash with ECC**
- **Securable Memory Area** (ex: FW upgrade)
- 1.65V to 3.6V
- **RC 1%** [-5°C..90°C]
- 12-bit ADC 5MSPS + HW overspl.
- **HRtimer (12ch; 184ps min)**
- Max ambient T° 125°C (limited spec)
- **Run mode 170µA/MHz** (Fmax 170Mhz)
- Stop1 50µA @ 25°C, 3V
- Package: LQFP128/100/80/64/48; QFN48; TFBGA 100; WLCSP81
- 100 I/Os min
- Robust EMC/ESD/EMS

Block diagram



Fmax:

- ✓ **170Mhz in performance mode** (~170µA/MHz w/ ART enabled)
- ✓ **150Mhz in normal mode** (~160µA/MHz w/ ART enabled)


Legend:


- *In pink: Main changes vs F3 series*



STM32G47x Product line - Portfolio

18





STM32 G4 product series






STM32 G4

Flash Size

STM32 G4 – Line sequence

20






STM32 G4 - 128KB die - STM32G431

Access line - Block Diagram (w/o Hi-res Timer)

21

Key parameters

- **32KB SRAM** = **22KB SRAM** + **10KB CCM-SRAM** with parity bit (partial)
- **3x Accelerators**: **ART** + **CCM routine booster** + **Mathematic**
- **213DMIPS**
- **Single Bank Flash** with **ECC**
- **Securable Memory Area**
- 1.65V to 3.6V
- **RC 1%** [-5°C..90°C]
- **16-bit ADC** resolution by HW overspl.
- Max ambient T° 125°C (limited spec)
- **Run mode ~160µA/MHz** (Fmax 170MHz)
- Stop1 50µA @ 25°C, 3V
- Package LQFP100/64/48/32; QFN32/48, BGA64; CSP64
- Robust EMC/ESD/EMS
- 81 I/Os min



Fmax:

- ✓ **170Mhz in performance mode** (~170µA/MHz w/ ART enabled)
- ✓ **150Mhz in normal mode** (~160µA/MHz w/ ART enabled)

Legend:

- In **orange**: Main change vs 512K version



Available soon


STM32 G4 – 512KB die - STM32G491

Access line - Block Diagram (w/o Hi-res Timer)

22

Key parameters

- 88KB SRAM = 64KB SRAM + 24KB CCM-SRAM with parity bit (partial)
- **3x Accelerators:** ART + CCM routine booster + **Mathematic**
- **213DMIPS**
- **Single Bank** Flash with **ECC**
- **Securable Memory Area**
- 1.65V to 3.6V
- **RC 1%** [-5°C..90°C]
- **16-bit ADC** resolution by HW overspl.
- Max ambient T° 125°C (limited spec)
- **Run mode ~160µA/MHz** (Fmax 170MHz)
- Stop1 50µA @ 25°C, 3V
- Package LQFP100/64/48/32; QFN32/48, BGA64; CSP64
- Robust EMC/ESD/EMS
- 81 I/Os min



Fmax:

- ✓ 170Mhz in performance mode (~170µA/MHz w/ ART enabled)
- ✓ 150Mhz in normal mode (~160µA/MHz w/ ART enabled)

Legend:

- In orange: Main change vs superset version


STM32 G4 - 128KB die - STM32G45x

Block diagram (w/ Hi-res Timer)

23

Key parameters

- 24KB SRAM + 24KB CCM-SRAM with parity bit (partial)
- **3x Accelerators**: ART + CCM routine booster + Mathematic
- **213DMIPS**
- **Dual Bank** Flash with **ECC**
- **Securable Memory Area** (ex: FW upgrade)
- 1.65V to 3.6V
- **RC 1%** [-5°C..90°C]
- 12-bit ADC 5MSPS + HW overspl.
- **HRtimer (12ch; 184ps min)**
- Max ambient T° 125°C (limited spec)
- **Run mode ~160μA/MHz** (Fmax 170MHz)
- Stop1 50μA @ 25°C, 3V
- Package: LQFP100/64/48/32; QFN48/32; BGA 64
- 100 I/Os min
- Robust EMC/ESD/EMS



Fmax:

- ✓ **170Mhz in performance mode** (~170μA/MHz w/ ART enabled)
- ✓ **150Mhz in normal mode** (~160μA/MHz w/ ART enabled)

Legend:

- In orange: Main change vs superset version




100% pinout and
SW compatible !

STM32 G4 series - Portfolio

based on 4 dice


24



Bus matrix

G4 series

25



*: Only on STM32G474



STM32G4 vs STM32F3

Peripherals Summary

STM32G4 Versus STM32F3

	STM32F3 Family	STM32G4 Family	Comments
Maximum Frequency	72MHz	170MHz	
Flash	Up to 512K	Up to 512KB	
	Single Bank	Dual Bank (RWW) or Single Bank	Modified Flash interface + more protection features in the G4.
External Memory FSMC	8-,16-bit NOR, PSRAM, SRAM and NAND memories	8-,16-bit NOR, PSRAM, SRAM and NAND memories	
External Memory QuadSPI	NA	1x QuadSPI	New in G4. Same as L4.
DMA	DMA1: 7ch, DMA2:5ch	DMA1: Up to 8ch, DMA2:Up to 8ch	Same as F3.
DMAMUX	NA	YES	Same as STM32L4+
CORDIC	NA	YES	New in G4.
Filter Math Accelerator FMAC	NA	YES	New in G4
RTC	YES	YES	G4 RTC implementation is the same as F3, with separated RTC/TAMP peripherals in G4.

Connectivity

	STM32F3 Family	STM32G4 Family	Comments
USART	Up to 3xUSART Up to 2xUART	Up to 3xUSART Up to 2xUART	More features in the G4 USART: <ul style="list-style-type: none"> - Clock source prescaler - SPI Slave mode, - Tx/Rx FIFOs
LPUART	NA	1	LPUART has less features than USART.
I2C	Up to 4xI2C	Up to 4 x I2C	Same as F3 I2C
SPI/I2S	Up to 4xSPI 2xI2S full duplex	Up to 4xSPI 2xI2S half duplex	Same as F3. Only few minor fixes are made in G4 SPI.
SAI	NA	YES	Same as L4
FDCAN	NA	Up to 3 x FDCAN	1 Kbyte SRAM per FDCAN. FDCAN like H7 but lighter version.
bXCAN	YES	NA	
USB device	YES	YES	
UCPD	NA	YES 1 UCPD	G4 UCPD same as G0.

Analog

	STM32F3 Family	STM32G4 Family	Comments
ADC	Up to 4	Up to 5	More features in G4.
DAC	Up to 3 external DAC channels	Up to 7 DAC channels: - 3 external channels 1MSPS - 4 internal channels 15MSPS	More features in G4.
OPAMP	Up to 4	Up to 6	More features in G4.
COMP	Up to 7	Up to 7	
VREFBUF	NA	Yes, with 3 voltages support: 2.5V, 2.048V and 2.90V	New in G4

Timers

Timer type	STM32F3 Family	STM32G4 Family	Comments
Advanced control	Up to 3 (TIM1/8/20)	Up to 3 (TIM1/8/20)	Same as F3, with more features.
General purpose 32bits	Up to 2 (TIM2/TIM5)	Up to 2 (TIM2/TIM5)	Same as F3 with more features.
General purpose 16bits (TIM3/4/15/16/17)	Up to 5 (TIM3/4/15/16/17)		Same as F3 with more features.
Basic	Up to 2 (TIM6/7)		Same as F3.
LPTimer	NA	1	New in G4.
High resolution timer	1 (in the F334 only)	1	Same as F334, with more features.
Systick timer	1	1	Same as F3.
Watchdog timers(independent/window)	2	2	Same as F3.

	STM32F3 Family	STM32G4 Family
MPU	YES (in some F3 devices)	YES
Crypto	NA	Tiny AES 256-bit
TRNG	NA	YES
Protection features in the flash	Write protection Readout protection (Level 0/1/2)	Write protection Readout protection (Level 0/1/2) PCROP protection Securable memory area





STM32 Ecosystem

STM32G4 Hardware Solutions

33



Accelerate evaluation, prototyping and design



STM32 Nucleo

Flexible prototyping

- NUCLEO-G431RB
- NUCLEO-G474RE
- NUCLEO-G431KB*

Evaluation boards

Full feature STM32G4 evaluation

- STM32G484E-EVAL
- STM32G474E-EVAL
- STM32G474E-EVAL1

Motor Control Pack

Full feature for Motor Control and Analog

- P-NUCLEO-IHM03

Discovery kits

Key feature prototyping

- B-G474E-DPOW1*
- B-G431B-ESC1*

Available now from distributor stocks

* Available in distributor stocks from Q3-2019

Examples of Nucleo expansion boards

34



BLE



Dynamic NFC tag



Motion & Environmental sensors



Proximity & Light sensor



Audio Microphones



WiFi 802.11 b/g/n



Motor driver



LED driver



LoRa



Sub-1GHz



Security



Software Development Tools


C/C++ Focus

35




Complete support of Arm Cortex-M ecosystem

STM32
CubeMX



eclipse
STM32
CubeIDE



All-in-one STM32 programming tool
Multi-mode, user-friendly



STM32CubeMX

STM32CubeMX

- Configure and generate Code
- Conflicts solver

IDEs Compile and Debug

Flexible Solutions

- Partners IDE, like IAR and Keil
- Free IDE based on Eclipse like STM32CubeIDE*


STM32 Programming Tool

STM32CubeProgrammer

- Flash and/or system memory
- GUI or command line interface

* SW examples will be available in Q4 19

Several solutions mixing levels of Portability and Abstraction




- Comprehensive software development environment for Cortex-M devices :

- Comprehensive support for STM32 firmware (Std Peripheral library or Cube HAL).
- Free trial version : 30-day time limited fully functional licence or size-limited version without time limit.

- Key features :

- IAR C/C++ compiler.
- IAR IDE, debugger and simulation environment.
- CMSIS-compliant.
- ST-Link support.
- The setup of peripherals configured by CubeMX is directly exported to IAR.




Free MDK-ARM for ST

38



- Free licenses for STM32 devices based on Cortex-M0/M0+ cores :
 - Applicable immediately to all STM32F0 and STM32L0 mcus.
 - PC-locked multi-year licenses.
 - No code size limit.
 - Multiple language support.
 - Technical support included.
- Direct download from Keil website :
 - No limit of number of downloads by customer.
 - Direct access to configuration files for STM32 and associated boards.
 - Free access to MDK-ARM periodic updates.
- How to get free MDK-ARM licenses for STM32F0 and STM32L0 ?
 - Go to Keil website at : www.keil.com/mdk-st
 - Download MDK-ARM toolchain.
 - Activate the free license using this Product Serial Number (PSN) :
4PPFW-QBEHZ-M0D5M

- Free STM32CubeIDE for STM32.
v1.0.2 is available now !
 - No code size limit.
 - With full Pro feature set
- Direct download from ST website
- Key features :
 - C/C++ compiler.
 - IDE, debugger and simulation environment.
 - ST-Link support.
 - The setup of peripherals configured by CubeMX is directly exported to CubeIDE.



Major Steps



Power Consumption Calculator

MCU Selector



Code generation

Pinout Configuration




Middleware Parameters

Clock Tree Initialization




Peripherals






- ST software libraries free at www.st.com/mcu
- C source code for easy implementation of all STM32 peripherals in any application
 - STM32Cube HAL library – source code for implementation of all standard peripherals. Code implemented in demos for STM32 evaluation boards
 - Standard library –(Previous product)
- Cryptographic library – A set of cryptographic algorithms used in all STM32 microcontrollers(free with license agreement).
- ARM CMSIS DSP library – (free with license agreement)
- Graphic library – STemWin/TouchGFX (free with license agreement).



New STM32CubeProg

42



http://www.st.com/content/st_com/en/products/development-tools/software-development-tools/stm32-software-development-tools/stm32-programmers/stm32cubeprog.html

- Erases, programs, views and verifies the content of the device Flash memory
- Supports debug and bootloader interfaces:
 - ST-LINK debug probe (JTAG/SWD)
 - UART and USB DFU bootloader interfaces
 - OTA for STM32WB via BLE(new on Ver2.0)
- Multi-OS support: Windows®, Linux®, macOS®

STMicroelectronics Adds High-Quality User-Interface Design Software to Free Development Ecosystem for STM32 Microcontrollers



Press release available [here](#)
ST Media Lib collection [here](#)

www.st.com/stm32gui

ST-LINK/V2 Debugger

44

ST-Link/V2 provides low-cost debugging and programming capabilities



In-circuit
Programming /
Debugging

Direct
firmware
update feature
supported
(DFU)

Order code: **ST-LINK/V2**

- ST-Link/V2 extends programming and debugging capabilities to STM8 with addition of SWIM adapter.
- STM8 applications use the USB full speed interface to communicate with STMicroelectronics' ST Visual Develop (STVD) or ST Visual Program (STVP) software.
- STM32 applications use the USB full speed interface to communicate with Atollic, IAR, Keil or CooCox integrated development environments.

Note: ST-Link/V2 supports connections for a complete range of ST MCUs including JTAG for ARM core-based families STM32.

ST-Link/V2-ISOL Debugger

45

ST-Link/V2-ISOL provides low-cost debugging and programming capabilities



**In-circuit
Programming /
Debugging**

**Direct
firmware
update feature
supported
(DFU)**

Order code: **ST-LINK/V2-ISOL**

- ST-Link/V2-ISOL extends programming and debugging capabilities to STM8 with addition of SWIM adapter.
- STM32 applications use the USB full speed interface to communicate with Atollic, IAR, Keil or TASKING integrated development environments.
- STM32 applications use the USB full speed interface to communicate with Atollic, IAR, Keil or CooCox integrated development environments

Note: ST-Link supports connections for a complete range of ST MCUs including JTAG for ARM core-based families STM32.

NEW ST-LINK/V3 Debugger

46

ST-Link/V3 modular in-circuit debugging and programming capabilities



Adaptor board MB1440

Main module MB1441

**In-circuit
Programming /
Debugging**

**Direct
firmware
update feature
supported
(DFU)**

**Multi-path
bridge**

Order code: **ST-LINK/V3 SET**

- ST-Link/V3SET is a modular stand-alone debugging and programming probe for the STM8(SWIM) and STM32(JTAG/SWD) microcontrollers.
- Multi-path bridge USB to SPI/UART/I2C/CAN/GPIOs interfaces allowing for instance the programming of the target through bootloader.
- Extended features through additional modules such as the adapter board(MB1440).

Note: ST-Link supports connections for a complete range of ST MCUs including JTAG for ARM core-based families STM32.

STM32 – documentation structure

47

The documentation of STM32 devices is divided into group of separate documents:

- **DATASHEET** - electrical parameters, pinouts, pin functions, packaging
- **REFERENCE MANUAL** - functional description of each peripheral and its registers
- **ERRATA SHEET** – list of detected issues within the core and peripherals with suggested workaround
- **CORTEX Mx PROGRAMMING MANUAL** - core programming manual and NVIC description
- **APPLICATION NOTES** – list of short documents describing particular peripheral use cases, configurations.
- Standard peripherals library manual - **.CHM** file at library folder

All those documents can be found on dedicated web page at www.st.com/stm32

STM32 documentation

datasheet

48

- Datasheet contains main information for hardware developer:

- List of features
- Pinout information
- Electrical characteristic
- Package information

Table 16. STM32L476xx pin definitions

Pin Number	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
LCDF14	LCDF14	SMPS				
LCDF15	LCDF15	SMPS				
LCDF16	LCDF16	SMPS				
LCDF17	LCDF17	SMPS				
LCDF18	LCDF18	SMPS				
LCDF19	LCDF19	SMPS				
LCDF20	LCDF20	SMPS				
LCDF21	LCDF21	SMPS				
LCDF22	LCDF22	SMPS				
LCDF23	LCDF23	SMPS				
LCDF24	LCDF24	SMPS				
LCDF25	LCDF25	SMPS				
LCDF26	LCDF26	SMPS				
LCDF27	LCDF27	SMPS				
LCDF28	LCDF28	SMPS				
LCDF29	LCDF29	SMPS				
LCDF30	LCDF30	SMPS				
LCDF31	LCDF31	SMPS				
LCDF32	LCDF32	SMPS				
LCDF33	LCDF33	SMPS				
LCDF34	LCDF34	SMPS				
LCDF35	LCDF35	SMPS				
LCDF36	LCDF36	SMPS				
LCDF37	LCDF37	SMPS				
LCDF38	LCDF38	SMPS				
LCDF39	LCDF39	SMPS				
LCDF40	LCDF40	SMPS				
LCDF41	LCDF41	SMPS				
LCDF42	LCDF42	SMPS				
LCDF43	LCDF43	SMPS				
LCDF44	LCDF44	SMPS				
LCDF45	LCDF45	SMPS				
LCDF46	LCDF46	SMPS				
LCDF47	LCDF47	SMPS				
LCDF48	LCDF48	SMPS				
LCDF49	LCDF49	SMPS				
LCDF50	LCDF50	SMPS				
LCDF51	LCDF51	SMPS				
LCDF52	LCDF52	SMPS				
LCDF53	LCDF53	SMPS				
LCDF54	LCDF54	SMPS				
LCDF55	LCDF55	SMPS				
LCDF56	LCDF56	SMPS				
LCDF57	LCDF57	SMPS				
LCDF58	LCDF58	SMPS				
LCDF59	LCDF59	SMPS				
LCDF60	LCDF60	SMPS				
LCDF61	LCDF61	SMPS				
LCDF62	LCDF62	SMPS				
LCDF63	LCDF63	SMPS				
LCDF64	LCDF64	SMPS				
LCDF65	LCDF65	SMPS				
LCDF66	LCDF66	SMPS				
LCDF67	LCDF67	SMPS				
LCDF68	LCDF68	SMPS				
LCDF69	LCDF69	SMPS				
LCDF70	LCDF70	SMPS				
LCDF71	LCDF71	SMPS				
LCDF72	LCDF72	SMPS				
LCDF73	LCDF73	SMPS				
LCDF74	LCDF74	SMPS				
LCDF75	LCDF75	SMPS				
LCDF76	LCDF76	SMPS				
LCDF77	LCDF77	SMPS				
LCDF78	LCDF78	SMPS				
LCDF79	LCDF79	SMPS				
LCDF80	LCDF80	SMPS				
LCDF81	LCDF81	SMPS				
LCDF82	LCDF82	SMPS				
LCDF83	LCDF83	SMPS				
LCDF84	LCDF84	SMPS				
LCDF85	LCDF85	SMPS				
LCDF86	LCDF86	SMPS				
LCDF87	LCDF87	SMPS				
LCDF88	LCDF88	SMPS				
LCDF89	LCDF89	SMPS				
LCDF90	LCDF90	SMPS				
LCDF91	LCDF91	SMPS				
LCDF92	LCDF92	SMPS				
LCDF93	LCDF93	SMPS				
LCDF94	LCDF94	SMPS				
LCDF95	LCDF95	SMPS				
LCDF96	LCDF96	SMPS				
LCDF97	LCDF97	SMPS				
LCDF98	LCDF98	SMPS				
LCDF99	LCDF99	SMPS				
LCDF100	LCDF100	SMPS				
LCDF101	LCDF101	SMPS				
LCDF102	LCDF102	SMPS				
LCDF103	LCDF103	SMPS				
LCDF104	LCDF104	SMPS				
LCDF105	LCDF105	SMPS				
LCDF106	LCDF106	SMPS				
LCDF107	LCDF107	SMPS				
LCDF108	LCDF108	SMPS				
LCDF109	LCDF109	SMPS				
LCDF110	LCDF110	SMPS				
LCDF111	LCDF111	SMPS				
LCDF112	LCDF112	SMPS				
LCDF113	LCDF113	SMPS				
LCDF114	LCDF114	SMPS				
LCDF115	LCDF115	SMPS				
LCDF116	LCDF116	SMPS				
LCDF117	LCDF117	SMPS				
LCDF118	LCDF118	SMPS				
LCDF119	LCDF119	SMPS				
LCDF120	LCDF120	SMPS				
LCDF121	LCDF121	SMPS				
LCDF122	LCDF122	SMPS				
LCDF123	LCDF123	SMPS				
LCDF124	LCDF124	SMPS				
LCDF125	LCDF125	SMPS				
LCDF126	LCDF126	SMPS				
LCDF127	LCDF127	SMPS				
LCDF128	LCDF128	SMPS				
LCDF129	LCDF129	SMPS				
LCDF130	LCDF130	SMPS				
LCDF131	LCDF131	SMPS				
LCDF132	LCDF132	SMPS				
LCDF133	LCDF133	SMPS				
LCDF134	LCDF134	SMPS				
LCDF135	LCDF135	SMPS				
LCDF136	LCDF136	SMPS				
LCDF137	LCDF137	SMPS				
LCDF138	LCDF138	SMPS				
LCDF139	LCDF139	SMPS				
LCDF140	LCDF140	SMPS				
LCDF141	LCDF141	SMPS				
LCDF142	LCDF142	SMPS				
LCDF143	LCDF143	SMPS				
LCDF144	LCDF144	SMPS				
LCDF145	LCDF145	SMPS				
LCDF146	LCDF146	SMPS				
LCDF147	LCDF147	SMPS				
LCDF148	LCDF148	SMPS				
LCDF149	LCDF149	SMPS				
LCDF150	LCDF150	SMPS				
LCDF151	LCDF151	SMPS				
LCDF152	LCDF152	SMPS				
LCDF153	LCDF153	SMPS				
LCDF154	LCDF154	SMPS				
LCDF155	LCDF155	SMPS				
LCDF156	LCDF156	SMPS				
LCDF157	LCDF157	SMPS				
LCDF158	LCDF158	SMPS				
LCDF159	LCDF159	SMPS				
LCDF160	LCDF160	SMPS				
LCDF161	LCDF161	SMPS				
LCDF162	LCDF162	SMPS				
LCDF163	LCDF163	SMPS				
LCDF164	LCDF164	SMPS				
LCDF165	LCDF165	SMPS				
LCDF166	LCDF166	SMPS				
LCDF167	LCDF167	SMPS				
LCDF168	LCDF168	SMPS				
LCDF169	LCDF169	SMPS				
LCDF170	LCDF170	SMPS				
LCDF171	LCDF171	SMPS				
LCDF172	LCDF172	SMPS				
LCDF173	LCDF173	SMPS				
LCDF174	LCDF174	SMPS				
LCDF175	LCDF175	SMPS				
LCDF176	LCDF176	SMPS				
LCDF177	LCDF177	SMPS				
LCDF178	LCDF178	SMPS				
LCDF179	LCDF179	SMPS				
LCDF180	LCDF180	SMPS				
LCDF181	LCDF181	SMPS				
LCDF182	LCDF182	SMPS				
LCDF183	LCDF183	SMPS				
LCDF184	LCDF184	SMPS				
LCDF185	LCDF185	SMPS				
LCDF186	LCDF186	SMPS				
LCDF187	LCDF187	SMPS				
LCDF188	LCDF188	SMPS				
LCDF189	LCDF189	SMPS				
LCDF190	LCDF190	SMPS				
LCDF191	LCDF191	SMPS				
LCDF192	LCDF192	SMPS				
LCDF193	LCDF193	SMPS				
LCDF194	LCDF194	SMPS				
LCDF195	LCDF195	SMPS				
LCDF196	LCDF196	SMPS				
LCDF197	LCDF197	SMPS				
LCDF198	LCDF198	SMPS				
LCDF199	LCDF199	SMPS				
LCDF200	LCDF200	SMPS				
LCDF201	LCDF201	SMPS				
LCDF202	LCDF202	SMPS				
LCDF203	LCDF203	SMPS				
LCDF204	LCDF204	SMPS				
LCDF205	LCDF205	SMPS				
LCDF206	LCDF206	SMPS				
LCDF207	LCDF207	SMPS				
LCDF208	LCDF208	SMPS				
LCDF209	LCDF209	SMPS				
LCDF210	LCDF210	SMPS				
LCDF211	LCDF211	SMPS				
LCDF212	LCDF212	SMPS				
LCDF213	LCDF213	SMPS				
LCDF214	LCDF214	SMPS				
LCDF215	LCDF215	SMPS				
LCDF216	LCDF216	SMPS				
LCDF217	LCDF217	SMPS				
LCDF218	LCDF218	SMPS				
LCDF219	LCDF219	SMPS				
LCDF220	LCDF220	SMPS				
LCDF221	LCDF221	SMPS				
LCDF222	LCDF222	SMPS				
LCDF223	LCDF223	SMPS				
LCDF224	LCDF224	SMPS				
LCDF225	LCDF225	SMPS				
LCDF226	LCDF226	SMPS				
LCDF227	LCDF227	SMPS				
LCDF228	LCDF228	SMPS				
LCDF229	LCDF229	SMPS				
LCDF230	LCDF230	SMPS				
LCDF231	LCDF231	SMPS				
LCDF232	LCDF232	SMPS				
LCDF233	LCDF233	SMPS				
LCDF234	LCDF234	SMPS				
LCDF235	LCDF235	SMPS				
LCDF236	LCDF236	SMPS				
LCDF237	LCDF237	SMPS				
LCDF238	LCDF238	SMPS				
LCDF239	LCDF239	SMPS				
LCDF240	LCDF240	SMPS				
LCDF241	LCDF241	SMPS				
LCDF242	LCDF242	SMPS				
LCDF243	LCDF243	SMPS				
LCDF244	LCDF244	SMPS				
LCDF245	LCDF245	SMPS				
LCDF246	LCDF246	SMPS				
LCDF247	LCDF247	SMPS				
LCDF248	LCDF248	SMPS				
LCDF249	LCDF249	SMPS				
LCDF250	LCDF250	SMPS				
LCDF251	LCDF251	SMPS				
LCDF252	LCDF252	SMPS				
LCDF253	LCDF253	SMPS				
LCDF254	LCDF254	SMPS				
LCDF255	LCDF255	SMPS				
LCDF256	LCDF256	SMPS				
LCDF257	LCDF257	SMPS				
LCDF258	LCDF258	SMPS				
LCDF259	LCDF259	SMPS				
LCDF260	LCDF260	SMPS				
LCDF261	LCDF261	SMPS				
LCDF262	LCDF262	SMPS				
LCDF263	LCDF263	SM				

STM32 documentation

reference manual

49

- Reference manual contains main information for software developer:
 - Memory mapping
 - Block diagram of each peripheral
 - Peripherals description
 - Peripherals sets of register with bits description



STM32L4x5 and STM32L4x6 advanced Arm[®]-based 32-bit MCUs

RM0351

Reference manual

Introduction

This reference manual targets application developers. It provides complete information on how to use the STM32L4x5/STM32L4x6 microcontroller memory and peripherals.

The STM32L4x5/STM32L4x6 is a family of microcontrollers with different memory sizes, packages and peripherals.

For ordering information, mechanical and electrical device characteristics please refer to the

Related documents

- Cortex[®]-M4 Technical Reference Manual, available from: <http://infocenter.arm.com>
- STM32L475xx, STM32L476xx, STM32L486xx, STM32L496xx and STM32L4A6xx datasheets
- STM32F3, STM32F4, STM32L4 and STM32L4+ Series Cortex[®]-M4 (PM0214)

RM0351

All the memory map areas that are not allocated to on-chip memories and peripherals are considered "Reserved". For the detailed mapping of available memory and register areas, refer to the following table.

The following table gives the boundary addresses of the peripherals available in the devices.

Table 1. STM32L475xx/476xx/486xx devices memory map and peripheral register boundary addresses

Bus	Boundary address	Size (bytes)	Peripheral	Peripheral register map
AHB2	0x5006 0800 - 0x5006 08FF	1 KB	RNG	Section 27.8.4: RNG register map
	0x5006 0400 - 0x5006 07FF	1 KB	Reserved	-
	0x5006 0000 - 0x5006 03FF	1 KB	AES	Section 28.7.18: AES register map
	0x5004 0400 - 0x5005 FFFF	127 KB	Reserved	-
	0x5004 0000 - 0x5004 03FF	1 KB	ADC	Section 18.7.4: ADC register map on page 615
	0x5000 0000 - 0x5003 FFFF	256 KB	OTG_FS	Section 47.15.54: OTG_FS register map
	0x4800 2000 - 0x4FFF FFFF	~127 MB	Reserved	-
	0x4800 1C00 - 0x4800 1FFF	1 KB	GPIOH	Section 8.4.13: GPIO register map
	0x4800 1800 - 0x4800 1BFF	1 KB	GPIOG	Section 8.4.13: GPIO register map
	0x4800 1400 - 0x4800 17FF	1 KB	GPIOF	Section 8.4.13: GPIO register map
	0x4800 1000 - 0x4800 13FF	1 KB	GPIOE	Section 8.4.13: GPIO register map
	0x4800 0C00 - 0x4800 0FFF	1 KB	GPIOD	Section 8.4.13: GPIO register map
	0x4800 0800 - 0x4800 0BFF	1 KB	GPIOC	Section 8.4.13: GPIO register map
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB	Section 8.4.13: GPIO register map
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA	Section 8.4.13: GPIO register map
	0x4002 4400 - 0x47FF FFFF	~127 MB	Reserved	-

RM0351

General-purpose I/Os (GPIO)

Figure 23 and Figure 24 show the basic structures of a standard and a 5-Volt tolerant I/O port bit, respectively. Table 38 gives the possible port bit configurations.

Figure 23. Basic structure of an I/O port bit





Figure 24. Basic structure of a 5-Volt tolerant I/O port bit



RM0351

General-purpose I/Os (GPIO)

8.4.13 GPIO register map

The following table gives the GPIO register map and reset values.

Table 38. GPIO register map and reset values	
Offset	Register name
0x00	GPIO_MODER
0x04	GPIO_OTYPER
0x08	GPIO_ODR
0x0C	GPIO_BSRR
0x10	GPIO_BRR
0x14	GPIO_LCKR
0x18	GPIO_AFR
0x1C	GPIO_IENR
0x20	GPIO_IENR
0x24	GPIO_IENR
0x28	GPIO_IENR
0x2C	GPIO_IENR
0x30	GPIO_IENR
0x34	GPIO_IENR
0x38	GPIO_IENR
0x3C	GPIO_IENR
0x40	GPIO_IENR
0x44	GPIO_IENR
0x48	GPIO_IENR
0x4C	GPIO_IENR
0x50	GPIO_IENR
0x54	GPIO_IENR
0x58	GPIO_IENR
0x5C	GPIO_IENR
0x60	GPIO_IENR
0x64	GPIO_IENR
0x68	GPIO_IENR
0x6C	GPIO_IENR
0x70	GPIO_IENR
0x74	GPIO_IENR
0x78	GPIO_IENR
0x7C	GPIO_IENR
0x80	GPIO_IENR
0x84	GPIO_IENR
0x88	GPIO_IENR
0x8C	GPIO_IENR
0x90	GPIO_IENR
0x94	GPIO_IENR
0x98	GPIO_IENR
0x9C	GPIO_IENR
0xA0	GPIO_IENR
0xA4	GPIO_IENR
0xA8	GPIO_IENR
0xAC	GPIO_IENR
0xB0	GPIO_IENR
0xB4	GPIO_IENR
0xB8	GPIO_IENR
0xBC	GPIO_IENR
0xC0	GPIO_IENR
0xC4	GPIO_IENR
0xC8	GPIO_IENR
0xCC	GPIO_IENR
0xD0	GPIO_IENR
0xD4	GPIO_IENR
0xD8	GPIO_IENR
0xDC	GPIO_IENR
0xE0	GPIO_IENR
0xE4	GPIO_IENR
0xE8	GPIO_IENR
0xEC	GPIO_IENR
0xF0	GPIO_IENR
0xF4	GPIO_IENR
0xF8	GPIO_IENR
0xFC	GPIO_IENR

STM32 documentation

errata sheet

50

- Errata sheet contains main information for software and hardware developers:
 - Detected issues within current silicon revision for the core with suggested workaround
 - Detected issues within current silicon revision for peripherals with suggested workaround

STM32L476xx STM32L486xx Summary of device limitations

1 Summary of device limitations

Table 3 gives quick references to all documented device limitations of STM32L476xx and their status:

- A = limitation present, workaround available
- N = limitation present, no workaround available
- P = limitation present, partial workaround available
- '-' = limitation absent

Applicability of a workaround may depend on specific conditions of the target application. Adoption of a workaround may cause restrictions to the target application. Workaround for a limitation is deemed partial if it only reduces the rate of occurrence and/or the consequences of the limitation, or if it is fully effective for only a subset of instances on the device or in only a subset of operating modes of the function concerned.

Table 3. Summary of silicon limitation

Function	Section	Limitation	Rev 3	Rev 4
Core	2.1.1	Interrupted loads to stack pointer can cause erroneous behavior	A	A
	2.1.2	VDIV or VSQRT instructions might not complete correctly when very short ISRs are used	A	A
	2.1.3	Store immediate overlapping exception return operation might vector to incorrect interrupt	A	A
FW	2.2.1	Code segment unprotected if non-volatile data segment length is 0	A	A
	2.2.2	Code and non-volatile data unprotected upon bank swap	A	A

STM32L476xx STM32L486xx Description of device limitations

2 Description of device limitations

The following sections describe device limitations and provide workarounds if available. They are grouped by device function.

2.1 Core

Errata notice for the Arm®(M) Cortex®-M4 FPU core revisions r0 is available from <http://infocenter.arm.com>.

Only applicable information from the Arm® errata notice is replicated in this document. Extra information may be added for more clarity.

2.1.1 Interrupted loads to stack pointer can cause erroneous behavior

This limitation is registered under Arm® ID number 752770 and classified into "Category B". Its impact to the device is minor.

Description

An interrupt occurring during the data-phase of a single word load to the stack pointer (SP[R13]) can cause an erroneous behavior of the device. In addition, returning from the interrupt results in the load instruction being executed with an additional time.

For all the instructions performing an update of the base register, the base register is erroneously updated on each execution, resulting in the stack pointer being loaded from an incorrect memory location.

The instructions affected by this limitation are the following:

- LDR SP, [Rn],#imm
- LDR SP, [Rn],#imm!
- LDR SP, [Rn],#imm
- LDR SP, [Rn]
- LDR SP, [Rn,Rm]

Workaround

As of today, no compiler generates these particular instructions. This limitation can only occur with hand-written assembly code.

Both issues can be solved by replacing the direct load to the stack pointer by an intermediate load to a general-purpose register followed by a move to the stack pointer.

STM32L476xx STM32L486xx Errata sheet
STM32L476xx/STM32L486xx device limitations

Applicability

This document applies to the part numbers of STM32L476xx and STM32L486xx devices listed in Table 1 and their variants shown in Table 2.

Section 1 gives a summary and Section 2 a description of workarounds for device limitations, with respect to the device datasheet and reference manual RM0351.

Table 1. Device summary

Reference	Part numbers
STM32L476xx	STM32L476RC, STM32L476VC
	STM32L476JE, STM32L476ME, STM32L476QE, STM32L476RE, STM32L476VE, STM32L476ZE
	STM32L476JG, STM32L476MG, STM32L476QG, STM32L476RG, STM32L476VG, STM32L476ZG
	STM32L486JG, STM32L486QG, STM32L486RG, STM32L486VG, STM32L486ZG
	STM32L486xx

Table 2. Device variants

Reference	Silicon revision codes	
	Device marking ⁽¹⁾	REV_ID ⁽²⁾
STM32L476xx STM32L486xx	3 or 4	0x1003 or 0x1007



1. Refer to the device datasheet for details on how to identify this code on different types of package.
2. The REV_ID[15:0] bit field of DBGMCU_IDC register (refer to the reference manual RM0351).

STM32 documentation

core programming manual

51

- Errata sheet contains main information for low level software developers concerning the core:
 - Core structure and its registers
 - Interrupt handling scheme
 - Assembler instructions set
 - Handling low level operations within the core



The STM32 Cortex-M4 instruction set PM0214

3 The STM32 Cortex-M4 instruction set

This chapter is the reference material for the Cortex-M4 instruction set description in a User Guide. The following sections give general information:

- Section 3.1: Instruction set summary on page 50
- Section 3.2: CMSIS intrinsics functions on page 58
- Section 3.3: About the instruction descriptions on page 60

Each of the following sections describes a functional group of Cortex-M4 instructions. Together they describe all the instructions supported by the Cortex-M4 processor:

- Section 3.4: Memory access instructions on page 69
- Section 3.5: General data processing instructions on page 81
- Section 3.6: Multiply and divide instructions on page 109
- Section 3.7: Saturating instructions on page 125
- Section 3.8: Packing and unpacking instructions on page 134
- Section 3.9: Bitfield instructions on page 138
- Section 3.10: Floating-point instructions on page 149
- Section 3.11: Miscellaneous instructions on page 180

3.1 Instruction set summary

The processor implements a version of the thumb instruction set. Table 21 lists the supported instructions.

In Table 21:

- Angle brackets, < >, enclose alternative forms of the operand.
- Braces, {}, enclose optional operands.
- The operands column is not exhaustive.
- Op2 is a flexible second operand that can be either a register or a constant.
- Most instructions can use an optional condition code suffix.

For more information on the instructions and operands, see the instruction descriptions.

Table 21. Cortex-M4 instructions

Mnemonic	Operands	Brief description	Flags	Page
ADC, ADCS	{Rd}, {Rn}, Op2	Add with carry	N,Z,C,V	3.5.1 on page 83
ADD, ADDS	{Rd}, {Rn}, Op2	Add	N,Z,C,V	3.5.1 on page 83
ADD, ADDW	{Rd}, {Rn}, #imm12	Add	N,Z,C,V	3.5.1 on page 83
ADR	Rd, label	Load PC-relative address	—	3.4.1 on page 70

STM32 documentation

application notes

52

- Complete sets of application notes can be found on the web page dedicated for selected device.
- Below there is a part of the list of available documents for STM32G4 devices:

Quick links

[Product Specifications](#)
[Reference Manuals](#)
[Application Notes for related Tools & Software](#)
[BSDL files](#)
[Brochures](#)

[Application Notes](#)
[Programming Manuals](#)
[HW Model, CAD Libraries & SVD](#)
[Presentations](#)

[Technical Notes & Articles](#)
[Errata Sheets](#)
[IBIS models](#)
[Flyers](#)

APPLICATION NOTES

00 Files selected for download

Description	Version	Size	Action
<input type="checkbox"/> AN1709 EMC design guide for STM8, STM32 and Legacy MCUs	3.1	862.41 KB	PDF
<input type="checkbox"/> AN1181 Electrostatic discharge sensitivity measurement	1.6	49.01 KB	PDF
<input type="checkbox"/> AN4776 General-purpose timer cookbook for STM32 microcontrollers	3.0	2 MB	PDF
<input type="checkbox"/> AN4232 Getting started with analog comparators for STM32F3 Series and STM32G4 Series devices	4.0	441.65 KB	PDF
<input type="checkbox"/> AN5310 Guideline for using analog features of STM32G4 Series versus STM32F3 Series devices	1.0	419.54 KB	PDF
<input type="checkbox"/> AN4539 HRTIM cookbook	3.0	1.17 MB	PDF
<input type="checkbox"/> AN4750 Handling of soft errors in STM32 applications	2.1	410.84 KB	PDF
<input type="checkbox"/> AN4803 High-speed SI simulations using IBIS and board-level simulations using HyperLynx SI on STM32 32-bit ARM® Cortex® MCUs	1.1	2.03 MB	PDF
<input type="checkbox"/> AN2834 How to get the best ADC accuracy in STM32 microcontrollers	3.1	1.08 MB	PDF

Releasing Your Creativity

