

AN5094

Application note

Migrating between STM32F334/303 Lines and STM32G474/G431 microcontrollers

Introduction

For designers of STM32 microcontroller applications, the ability to easily replace one microcontroller type with another from the same product family is an important asset.

Migrating an application to a different microcontroller is often needed when product requirements grow, putting extra demands on memory size or increasing the number of I/Os. Cost reduction objectives may also be a reason to switch to smaller components and shrink the PCB area.

This application note analyzes the steps required to migrate an existing design between STM32F303/F334 lines and STM32G4 Series microcontrollers. All the most important information is grouped here. Three aspects need to be considered for the migration: the hardware, peripheral(s) and firmware.

This document lists the full set of features available for STM32F303/F334 lines and the equivalent features on STM32G4 Series devices.

To fully benefit from this application note, the user should be familiar with the STM32 microcontroller documentation available on www.st.com with a particular focus on:

- STM32F3 reference manuals:
 - STM32F303xB/C/D/E, STM32F303x6/8, STM32F328x8, STM32F358xC, STM32F398xE advanced Arm[®]-based MCUs (RM0316)
 - STM32F334xx advance Arm®-based 32-bit MCUs (RM0364)
- STM32F3 datasheets:
 - STM32F303xB STM32F303xC datasheet
 - STM32F303xD STM32F303xE datasheet
 - STM32F303x6/x8 datasheet
- STM32G4 Series reference manuals:
 - STM32G4xx advanced Arm®-based MCUs (RM0440)
- STM32G4 Series datasheets

1 STM32G4 Series overview

The STM32G4 Series are based on the high-performance Arm® Cortex® -M4 32-bit, up to 150 MHz and include a larger set of peripherals with advanced features compared to the STM32F303 line ones, such as:

- Advanced encryption hardware accelerator (AES)
- Serial audio interface (SAI)
- Low-power UART (LPUART)
- Low-power timer (LPTIM)
- Voltage reference buffer (VREFBUF)
- Quad-SPI interface (QUADSPI)
- Clock recovery system (CRS) for USB
- SRAM1 size is different on the various STM32G4 devices:
 - 16 Kbytes for STM32G431xx.
 - 80 Kbytes for STM32G474xx.
- Additional SRAM2 with data preservation in Standby mode:
 - 6 Kbytes for STM32G431xx.
 - 16 Kbytes for STM32G474xx.
- · CCM SRAM:
 - 10 Kbytes for STM32G431xx
 - 32 Kbytes for STM32G474xx
- Dual bank boot and 8-bit ECC on Flash memory (only on STM32G474xx)

This migration guide is only covering the migration from STM32F303/F334 line to STM32G4 devices. As a consequence the new features present on STM32G4 but not already present on STM32F303 line are not covered (refer to the STM32G4 devices reference manuals and datasheets for an exhaustive overview).

This document applies to Arm®-based devices.

arm

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

AN5094 - Rev 0.1 page 2/33



Hardware migration

2 Hardware migration

2.1 Package availability

The STM32F303 line and the STM32G4 devices have a wide selection of package. STM32F303/334 lines offer spreads from 32 to 144 pins packages and STM32G4 Series offer spreads from 32 to 128 pin packages.

Table 1. Package availability on STM32G4 devices lists the available packages in the STM32G4 Series

Table 1. Package availability on STM32G4 devices

| Package ⁽¹⁾ | STM32G474xx | STM32G431xx | Size |
|------------------------|-------------|-------------|---------------------------|
| rackaye. | 31W32G474XX | 31W32G431XX | (mm x mm) |
| UFQFPN32 | - | X | (5x5) |
| LQFP32 | - | X | (7x7) |
| UFQFPN48 | X | X | (7x7) |
| LQFP48 | X | × | (7x7) |
| UFBGA64 | - | X | (5x5) |
| LQFP64 | X | X | (10x10) |
| LQFP100 | X | X | (14x14) |
| LQFP128 | X | - | (14x14) |
| WLCSP49 | | х | (3.277x3.109 pitch 0.4) |
| WLCSP81 | × | - | (4.4084x3.7594 pitch 0.4) |
| TFBGA100 | X | - | (8x8 pitch 0.8) |

^{1.} x = Supported package.

Table 2. Package availability on STM32F303/334 lines lists the available packages in the STM32F303/334 lines.

Table 2. Package availability on STM32F303/334 lines

| | STM32F303/334 lines | | | | | | |
|------------------------|---------------------|---------------|------------------------------|--|--|--|--|
| Package ⁽¹⁾ | STM32F303xB/C | STM32F303xD/E | STM32F303x6/8 STM32F334xx | | | | |
| UFQFPN32 | - | - | - | | | | |
| WLCSP49 | - | - | Х | | | | |
| WLCSP100 | X | X | - | | | | |
| LQFP32 | - | - | X | | | | |
| LQFP48 | X | - | X | | | | |
| LQFP64 | X | X | Х | | | | |
| LQFP100 | X | X | - | | | | |
| LQFP144 | - | X | - | | | | |
| UFBGA100 | - | X | - | | | | |

^{1.} X = supported package.

For a detailed package availability and package selection, refer to the STM32F303/334 lines and to the STM32G4 series microcontroller's documentation available on www.st.com.

AN5094 - Rev 0.1 page 3/33



Package availability

Both families share a high level of pin compatibility. Most of the peripherals share the same pins. The transition between the two families is easy since only a few pins are impacted.

Table 3. STM32F303/334 lines and STM32G4 series pinout differences (QFP) compare the pinout between STM32F303 line and STM32G4 Series for 48, 64 and 100 pin packages.

Table 3. STM32F303/334 lines and STM32G4 series pinout differences (QFP)

| STM32F303/334 lines | | | | STM | 32G4 series | | |
|---------------------|--------|---------|----------------------------|--------|-------------|---------|-----------|
| LQFP48 | LQFP64 | LQFP100 | Pinout | LQFP48 | LQFP64 | LQFP100 | Pinout |
| 7 | 7 | 14 | NRST | 7 | 7 | 14 | PG10-NRST |
| 8 | 12 | 20 | VSSA/VREF- | 19 | 27 | 35 | VSSA |
| 9 | 13 | 22 | VDDA ⁽¹⁾ /VREF+ | 21 | 29 | 37 | VDDA |
| - | - | 21 | VREF+ | 20 | 28 | 36 | VREF+ |
| 10 | 14 | 23 | PA0 | 8 | 12 | 20 | PA0 |
| 11 | 15 | 24 | PA1 | 9 | 13 | 21 | PA1 |
| 12 | 16 | 25 | PA2 | 10 | 14 | 22 | PA2 |
| 13 | 17 | 26 | PA3 | 11 | 17 | 25 | PA3 |
| 14 | 20 | 29 | PA4 | 12 | 18 | 26 | PA4 |
| 15 | 21 | 30 | PA5 | 13 | 19 | 27 | PA5 |
| 16 | 22 | 31 | PA6 | 14 | 20 | 28 | PA6 |
| 17 | 23 | 32 | PA7 | 15 | 21 | 29 | PA7 |
| 18 | 26 | 35 | PB0 | 16 | 24 | 32 | PB0 |
| 19 | 27 | 36 | PB1 | 17 | 25 | 33 | PB1 |
| 20 | 28 | 37 | PB2 | 18 | 26 | 34 | PB2 |
| 21 | 29 | 47 | PB10 | 22 | 30 | 47 | PB10 |
| 22 | 30 | 48 | PB11 | 25 | 33 | 50 | PB11 |
| 25 | 33 | 51 | PB12 | 26 | 34 | 51 | PB12 |
| 26 | 34 | 52 | PB13 | 27 | 35 | 52 | PB13 |
| 27 | 35 | 53 | PB14 | 28 | 36 | 53 | PB14 |
| 28 | 36 | 54 | PB15 | 29 | 37 | 54 | PB15 |
| 29 | 41 | 67 | PA8 | 30 | 42 | 69 | PA8 |
| 30 | 42 | 68 | PA9 | 31 | 43 | 70 | PA9 |
| 31 | 43 | 69 | PA10 | 32 | 44 | 71 | PA10 |
| 32 | 44 | 70 | PA11 | 33 | 45 | 72 | PA11 |
| 33 | 45 | 71 | PA12 | 34 | 46 | 73 | PA12 |
| 34 | 46 | 72 | PA13 | 37 | 49 | 76 | PA13 |
| 37 | 49 | 76 | PA14 | 38 | 50 | 77 | PA14 |
| 38 | 50 | 77 | PA15 | 39 | 51 | 78 | PA15 |
| 39 | 55 | 89 | PB3 | 40 | 56 | 90 | PB3 |
| 40 | 56 | 90 | PB4 | 41 | 57 | 91 | PB4 |
| 41 | 57 | 91 | PB5 | 42 | 58 | 92 | PB5 |
| 42 | 58 | 92 | PB6 | 43 | 59 | 93 | PB6 |
| 43 | 59 | 93 | PB7 | 44 | 60 | 94 | PB7 |

AN5094 - Rev 0.1 page 4/33



AN5094

Package availability

| | STM32F303/334 lines | | | | STM32G4 series | | | |
|--------|---------------------|---------|--------|----------|----------------|---------|-----------|--|
| LQFP48 | LQFP64 | LQFP100 | Pinout | LQFP48 | LQFP64 | LQFP100 | Pinout | |
| 45 | 61 | 95 | PB8 | 45 | 61 | 95 | PB8-BOOT0 | |
| 46 | 62 | 96 | PB9 | 46 | 62 | 96 | PB9 | |
| 44 | - | 94 | BOOT0 | - | - | - | - | |
| - | 24 | 33 | PC4 | - | 22 | 30 | PC4 | |
| - | 25 | 34 | PC5 | (-) | 23 | 31 | PC5 | |
| - | 37 | 63 | PC6 | | 38 | 65 | PC6 | |
| - | 38 | 64 | PC7 | /1 | - | - | - | |
| - | 39 | 65 | PC8 | - | - | - | - | |
| - | 40 | 66 | PC9 | - | - | - | - | |
| - | 51 | 78 | PC10 | - | 52 | 79 | PC10 | |
| - | 52 | 79 | PC11 | - | 53 | 80 | PC11 | |
| - | 53 | 80 | PC12 | - | 54 | 81 | PC12 | |
| - | 54 | 83 | PD2 | <u> </u> | 55 | 84 | PD2 | |
| - | - | 27 | PF4 | 1 | - | - | PF4 | |
| - | - | 38 | PE7 | - | - | 38 | PE7 | |
| - | - | 39 | PE8 | - | - | 39 | PE8 | |
| - | - | 40 | PE9 | - | - | 40 | PE9 | |
| - | - | 81 | PD0 | - | - | 82 | PD0 | |
| - | - | 82 | PD1 | - | - | 83 | PD1 | |
| - | - | 84 | PD3 | - | - | 85 | PD3 | |
| - | - | 85 | PD4 | - | - | 86 | PD4 | |
| - | - | 86 | PD5 | - | - | 87 | PD5 | |
| - | - | 87 | PD6 | - | - | 88 | PD6 | |
| - | | 88 | PD7 | - | - | 89 | PD7 | |
| - | - | 97 | PE0 | - | - | 97 | PE0 | |
| - | - | 98 | PE1 | - | - | 98 | PE1 | |

^{1.} For LQFP100 the VDDA pin is separated from VREF+

AN5094 - Rev 0.1 page 5/33



Boot mode selection

3 Boot mode selection

The STM32F303/334 lines and STM32G4 devices can select the boot modes between three options: boot from main Flash memory, boot from SRAM or boot from system memory. However, the way to select the boot mode differs between the products.

In STM32F303/334 lines, the boot mode is selected with the pin BOOT0 and the option bit nBOOT1 located in the user option bytes as shown in Table 4. Boot modes for STM32F303/334 lines

In STM32G4, the boot is selected with nBOOT1 option bit and pin BOOT0 or nBOOT0 option bit depending on the value of the nSWBOOT0 option bit in the FLASH_OPTR register as shown in Table 5. Boot modes for STM32G4 devices

Table 4. Boot modes for STM32F303/334 lines

| Boot mode | selection ⁽¹⁾ | - Boot mode | Aligating | | | |
|----------------------|--------------------------|-------------------|---|--|--|--|
| BOOT1 ⁽²⁾ | воото | - Boot mode | Aliasing | | | |
| X | 0 | Main Flash memory | Main Flash memory is selected as boot space | | | |
| 0 | 1 | System memory | System memory is selected as boot space | | | |
| 1 | 1 | Embedded SRAM | Embedded SRAM is selected as boot space | | | |

- 1. X = Equivalent to 0 or 1.
- 2. The BOOT1 value is the opposite of the nBOOT1 option bit.

Table 5. Boot modes for STM32G4 devices

| UBE | nBOOT1 FLASH_OP TR[23] | nBOOT0 FLASH_OP TR[27] | BOOT0 pin PB8 | nSWBOOT0 FLASH_OP TR[26] | Boot Memory Space Alias |
|-----|------------------------------|------------------------------|------------------|--------------------------------|--|
| 1 | Х | X | Х | X | Main Flash memory |
| 0 | X | X | 0 | 1 | Main Flash memory is selected as boot area |
| 0 | Х | 1 | X | 0 | Main Flash memory is selected as boot area |
| 0 | 0 | X | 1 | 1 | Embedded SRAM1 is selected as boot area |
| 0 | 0 | 0 | Х | 0 | Embedded SRAM1 is selected as boot area |
| 0 | 1 | Х | 1 | 1 | System memory is selected as boot area |
| 0 | 1 | 0 | X | 0 | System memory is selected as boot area |

AN5094 - Rev 0.1 page 6/33



Embedded boot loader

3.1 Embedded boot loader

The embedded boot loader is located in the system memory and programmed by ST during production. It is used to reprogram the Flash memory using one of the following serial interfaces:

Table 6. Bootloader interface

| Peripheral | Pin | STI | M32F303 I | STM32G4xxx | |
|-------------|----------------------------|-----|-----------|------------|------------|
| reliplieral | r''' | C/B | D/E | 6/8 | 31W32G4XXX |
| DELL | USB_DM(PA11) | | x | | X |
| DFU | USB_DP(PA12) | Х | * | | X |
| USART1 | USART1_TX(PA9) | X | X | x | X |
| USARTI | USART1_RX(PA10) | * | ^ | , x | X |
| | USART2_TX(PD5) | X | | | |
| USART2 | USART2_RX(PD6) | ^ | | | |
| USARTZ | USART2_TX(PA2) | | X | x | |
| | USART2_RX(PA3) | _ | * | X | X |
| USART3 | USART3_TX(PC10) | | | | X |
| USARTS | USART3_RX(PC11) | | _ | - | X |
| I2Cx | TBD | - | - | - | x |
| SPI1 | SPI1 (PA4/PA5/PA6/PA7) | - | - | - | x |
| SPI2 | SPI2 (PB12/PB13/PB14/PB15) | - | - | - | X |

For more details on the bootloader, refer to STM32 microcontroller system memory boot mode application note (AN2606).

For smaller packages, verify the pin and peripheral availability.

AN5094 - Rev 0.1 page 7/33



Peripheral migration

4 Peripheral migration

4.1 STM32 product cross-compatibility

The STM32 microcontrollers embed a set of peripherals that can be classified in three groups:

- The first group is for the peripherals that are common to all products. Those peripherals are identical on all products, so they have the same structure, registers and control bits. There is no need to perform any firmware change to keep the same functionality at the application level after migration. All the features and behavior remain the same.
- The second group is for the peripherals that present minor differences from one product to another (usually
 differences due to the support of new features). Migrating from one product to another is very easy and does
 not require any significant new development effort.
- The third group is for peripherals which have been considerably modified from one product to another (new architecture, new features...). For this last group of peripherals, the migration will require new developments at application level.

Table 7. STM32 peripheral compatibility analysis STM32F303/F334 lines compared to STM32G474xx/G431xx gives a general overview of this classification. The "software compatibility" mentioned in Table 7. STM32 peripheral compatibility analysis STM32F303/F334 lines compared to STM32G474xx/G431xx refers to the register description for "low level" drivers.

The STMCube™ hardware abstraction layer (HAL) between STM32F303/F334 lines and STM32G4 series compatible.

Table 7. STM32 peripheral compatibility analysis STM32F303/F334 lines compared to STM32G474xx/G431xx

| | Nb inst. In STM32 | | | | Co | ompatibility with STM32G4 |
|---------------------|---|-----------|-----------|----------|---------|---|
| Peripheral | STM32F303/ F334 lines ⁽¹⁾ | STM32G474 | STM32G431 | Software | Pinout | Comments |
| SPI I2S (half | 4 | 2 | 3 | Full | Partial | Some alternate function are not mapped on the same GPIO for SPI2/SPI3 |
| duplex) WWDG | 1 | 1 | 1 | | | - |
| IWDG | 1 | 1 | 1 | Full | NA | - |
| DBGMCU | 1 | 1 | 1 | | | - |
| CRC | 1 | 1 | 1 | | | - |
| EXTI | 1 | 1 | 1 | Partial | Full | - |
| USB FS | 1 | 1 | 1 | Partial | Partial | - |
| DMA | 2 | 2 | 2 | Partial | NA | |
| TIM Basic | 2 | 2 | 2 | | | |
| General P. Advanced | 6 | 7 3 | 6 2 | Full | Partial | Some pins are not mapped on the same GPIO Internal connection may differ |
| Low-power | 0 | 1 | 1 | | | memar connection may differ |
| HRTIM | 1 | 1 | 0 | | | |
| PWR | 1 | 1 | 1 | Partial | NA | - |
| RCC | 1 | 1 | 1 | Partial | NA | - |

AN5094 - Rev 0.1 page 8/33

Memory mapping

| | NI | o inst. In STM: | 32 | | Co | ompatibility with STM32G4 |
|------------|---|------------------|--------------|----------|----------|--|
| Peripheral | STM32F303/ F334 lines ⁽¹⁾ | STM32G474 | STM32G431 | Software | Pinout | Comments |
| USART | 3 | 3 | 3 | Full (NA | Full (NA | |
| UART | 2 | 2 | 1 | for | for | - |
| LPUART | 0 | 1 | 1 | LPUART) | LPUART) | |
| I2C | 3 | 4 | 3 | Full | Partial | Additional features |
| ADC | 4 | 5 | 2 | Partial | Partial | Additional features Some ADC channels mapped on different GPIOs |
| RTC | 1 | 1 | 1 | Partial | Full | Additional features |
| FLASH | 1 | 1 | 1 | | | |
| GPIO | Up to 115 IOs | Up to 107 IOs | Up to 86 IOs | Full | Full | |
| SYSCFG | 1 | 1 | 1 | Partial | NA | - |
| CAN | 1 x BxCAN | 3 x FDCANs | 1 x FDCAN | | | |
| DAC | 3 | 4 | 2 | Partial | Partial | Additional features |
| FMC | 1 | 1 | 0 | Full | Full | |
| COMP | 7 | 7 | 4 | None | Partial | Some pins mapped on different GPIO |
| OPAMP | 4 | 6 | 3 | None | Partial | Some pins mapped on different GPIOs |

The maximum number of peripherals instances is provided considering all F303/F334 products. For example we have 4 SPIs only on the STM32F303xD/E, HRTIM only on the STM32F334

4.2 Memory mapping

The peripheral address mapping has been changed in STM32G474xx compared to STM32F303 line. Table 8. Peripheral address mapping differences provides the peripheral address mapping correspondence between STM32F303 line and STM32G474xx.

Table 8. Peripheral address mapping differences

| Peripheral | | STM32F303/F334 lines | STM32G474xx/G431xx | | |
|------------------------|------|---------------------------|--------------------|---------------------------|--|
| reliplietal | Bus | Bus Base Address | | Base Address | |
| QUADSPI | - | - | - | 0xA000 1400 – 0xAFFF FFFF | |
| FSMC control Registers | AHB4 | 0xA000 0400 – 0xA000 0FFF | - | 0xA000 0000 – 0xA000 03FF | |
| RNG | - | - | AHB2 | 0x5006 0800 - 0x5006 0BFF | |
| Tiny AES | - | - | AHB2 | 0x5006 0000 – 0x5006 03FF | |
| DAC4 | - | - | AHB2 | 0x5000 1400 – 0x5000 17FF | |
| DAC3 | - | - | AHB2 | 0x5000 1000 – 0x5000 13FF | |
| DAC2 | - | 0x4000 9800 – 0x4000 9BFF | AHB2 | 0x5000 0C00 - 0x5000 0FFF | |
| DAC1 | - | 0x4000 7400 – 0x4000 77FF | AHB2 | 0x5000 0800 - 0x5000 0BFF | |
| TSC | AHB1 | 0x4002 4000 – 0x4002 43FF | - | - | |
| FMAC | - | - | AHB1 | 0x4002 1400 - 0x4002 1FFF | |
| Cordic | - | - | AHB1 | 0x4002 0C00 - 0x4002 0FFF | |

AN5094 - Rev 0.1 page 9/33

^{2.} The UART peripheral is not available in STM32G474Cx, STM32G431Kx and STM32G431Cx

Direct memory access controller (DMA)

| Davimbanal | | STM32F303/F334 lines | STM32G474xx/G431xx | | |
|--------------------|------|---------------------------|--------------------|---------------------------|--|
| Peripheral | Bus | Base Address | | Base Address | |
| DMAMUX | - | - | AHB1 | 0x4002 0800 – 0x4002 0BFF | |
| DMA2 | AHB1 | 0x4002 0400 – 0x4002 07FF | AHB1 | 0x4002 0400 - 0x4002 07FF | |
| DMA1 | AHB1 | 0x4002 0000 – 0x4002 03FF | AHB1 | 0x4002 0000 – 0x4002 03FF | |
| HRTIM | APB2 | 0x4001 7400 - 0x4001 77FF | APB2 | 0x4001 6800 – 0x4001 77FF | |
| SAI1 | - | - | APB2 | 0x4001 5400 – 0x4001 57FF | |
| FDCANs Message RAM | - | - | APB1 | 0x4000 A400 – 0x4000 AFFD | |
| UCPD | - | - (/) | APB1 | 0x4000 A000 – 0x4000 A3FF | |
| LPUART1 | - | X | APB1 | 0x4000 8000 – 0x4000 83FF | |
| LPTIM1 | - | | APB1 | 0x4000 7C00 - 0x4000 7FFF | |
| FDCAN3 | - | • • • | APB1 | 0x4000 6C00 - 0x4000 6FFF | |
| FDCAN2 | - | - | APB1 | 0x4000 6800 – 0x4000 6BFF | |
| FDCAN1/CAN1(1) | APB1 | 0x4000 6400 - 0x4000 67FF | APB1 | 0x4000 6400 – 0x4000 67FF | |
| I2S2ext | APB1 | 0x4000 3400 – 0x4000 37FF | - | - | |
| TAMP | - | - | APB1 | 0x4000 2400 – 0x4000 27FF | |
| CRS | - | | APB1 | 0x4000 2000 – 0x4000 23FF | |
| TIM5 | | - | APB1 | 0x4000 0C00 - 0x4000 0FFF | |

Table 9. SRAM differences in STM32F303/334 lines and STM32G4 series

| - | STM32F303x6/8 | STM32F303xB/C | STM32F303xD/E | STM32G474x | STM32G431x |
|----------------------|---------------|---------------|---------------|------------|------------|
| SRAM1 | 12K | 40K | 64K | 80K | 16K |
| SRAM2 ⁽¹⁾ | N.A. | N.A. | N.A. | 16K | 6K |
| CCM SRAM | 4K | 8K | 16K | 32K | 10K |

^{1.} SRAM2 content can be preserved (RRS bit set in PWR_CR3 register) in standby mode.

4.3 Direct memory access controller (DMA)

The STM32F303 line devices implement a "general purpose" DMA similar to the STM32G474xx devices. Table 10. DMA differences between STM32F303/334 lines and STM32G474xx devices shows the main differences.

For STM32G4, each DMA request line is connected in parallel to all the channels of the DMAMUX request line multiplexer.

The DMAMUX request multiplexer allows a DMA request line to be routed between the peripherals and the DMA controllers of the product. The routine function is ensured by a programmable multi-channel DMA request line multiplexer. Each channel selects a unique DMA request line, unconditionally or synchronously with events from its DMAMUX synchronization inputs.

Table 10. DMA differences between STM32F303/334 lines and STM32G474xx devices

| DMA | STM32F303/334 lines | STM32G474xx/G431xx |
|--------------|---|--------------------|
| Architecture | 2DMA controllers (F303xB/C/D/E)1 DMA controller (F303x6/8, F334) | 2 DMA controllers |

AN5094 - Rev 0.1 page 10/33



| DMA | STM32F303/334 lines | STM32G474xx/G431xx |
|----------|--|--|
| Channels | 12 channels (F3303xB/C/D/E) 7 channels (F303x6/8) 8 requests per channel | 16 channels (G474x) 12 channels (G431x) The DMA controller is connected to DMA requests through the DMAMUX peripheral DMAMUX channels 0 to 7 are connected to DMA1 channels 0 to 7 DMAMUX channels 8 to 15 are connected to DMA2 channels 0 to 7 |

4.4 Interrupts

Table 11. Interrupt vector differences between STM32F303 line and STM32G4 devices presents the interrupt vectors in STM32F303 line compared to STM32G4 devices.

Table 11. Interrupt vector differences between STM32F303 line and STM32G4 devices

| Position | STM32F303 line | STM32G474xx/G431xx |
|----------|---|---|
| 2 | TAMP_STAMP | RTC_TAMP_STAMP / CSS_LSE |
| 19 | USB_HP/CAN1_TX | USB_HP |
| 20 | USB_LP/CAN1_RX0 | USB_LP |
| 21 | CAN1_RX1 | FDCAN1_INTR1_IT |
| 22 | CAN1_SCE | FDCAN1_INTR0_IT |
| 26 | TIM1_TRG_COM / TIM17 | TIM1_TRG_COM / TIM17 TIM1_DIR/TIM1_IDX |
| 43 | TIM8_BRK | TIM8_BRK/TIM8_TERR /TIM8_IERR |
| 45 | TIM8_TRG_COM | TIM8_TRG_COM/TIM8_DIR /TIM8_IDX |
| 49 | NA | LPTIM1 |
| 50 | 147 | TIM5 |
| 62 | NA | ADC5 |
| 63 | IVA | UCPD GLOBAL INTERRUPT |
| 72 | I2C3_EV on F303xD/3 HRTIM_TIME_IRQN on F334 | HRTIM_TIME_IRQN |
| 73 | I2C3_ER on F303xD/E HRTIM_TIME_IRQN in F334 | HRTIM_TIMB_FLT_IRQN |
| 74 | USB_HP | HRTIM_TIMF_IRQN |
| 75 | USB_LP | CRS |
| 76 | USB_Wakeup_RMP | SAI |
| 77 | TIM20BRK | TIM20_BRK/TIM20_TERR /TIM20_IERR |
| 79 | TIM20_TRG_COM | TIM20_TRG_COM/TIM20_DIR /TIM20_IDX |
| 82 | NA | I2C4_EV |
| 83 | NA | I2C4_ER |

AN5094 - Rev 0.1 page 11/33



Interrupts

| Position | STM32F303 line | STM32G474xx/G431xx |
|----------|----------------|--------------------|
| 85 | | AES |
| 86 | | FDCAN2_INTR0 |
| 87 | | FDCAN2_INTR1 |
| 88 | | FDCAN3_INTR0 |
| 89 | | FDCAN3_INTR1 |
| 90 | | RNG |
| 91 | | LPUART |
| 92 | (71) | I2C3_EV |
| 93 | NA | I2C3_ER |
| 94 | | DMAMUX_OVR |
| 95 | *. (). · | QUADSPI |
| 96 | | DMA1_CH8 |
| 97 | | DMA2_CH6 |
| 98 | | DMA2_CH7 |
| 99 | | DMA2_CH8 |
| 100 | | CORDIC |
| 101 | | FMAC |

4.5.1 Performance versus Vcore ranges

In STM32G4 devices, the maximum CPU clock frequency and number of Flash memory wait states depend on the selected voltage range Vcore.

Table 12. STM32G474xx devices performance versus Vcore ranges

| CPU | Power | Vcore Typical | | | Max frequency (MHz) | | | | | | |
|-------------|-------------|---------------|-----------|------|---------------------|------|------|------|------|------|------|
| performance | performance | Range | value (V) | 7 WS | 6 WS | 5 WS | 4 WS | 3 WS | 2 WS | 1 WS | 0 WS |
| High | Medium | 1 | 1.2 | 150 | 140 | 120 | 100 | 80 | 60 | 40 | 20 |
| Medium | High | 2 | 1.0 | - | - | - | - | - | 26 | 16 | 8 |

Note: WS = wait state

On STM32F303 line, the maximum CPU clock frequency and the number of Flash memory wait states are linked by the below conditions:

- Zero wait state, if 0 < HCLK ≤ 24 MHz
- One wait state, if 24 MHz < HCLK ≤ 48 MHz
- Two wait states, if 48 MHz < HCLK ≤ 72 MHz.

AN5094 - Rev 0.1 page 12/33



Interrupts

4.5.2 Peripheral access configuration

Since the address mapping of some peripherals has been changed in STM32G4 devices compared to STM32F303/334 lines, different registers need to be used to [enable/disable] or [enter/exit] the peripheral [clock] or [from reset mode] (seeTable 13. RCC registers used for peripheral access configuration).

Table 13. RCC registers used for peripheral access configuration

| Bus | Register STM32F303 line | Register STM32G474xx/ G431xx | Comments | |
|------|-------------------------|---------------------------------|--|--|
| | | RCC_AHB1RSTR (AHB1) | | |
| | RCC_AHBRSTR | RCC_AHB2RSTR (AHB2) | Used to [enter/exit] the AHB peripheral from reset | |
| | | RCC_AHB3RSTR (AHB3) | | |
| | | RCC_AHB1ENR (AHB1) | | |
| | RCC_AHBENR | RCC_AHB2ENR (AHB2) | Used to [enable/disable] the AHB peripheral clock | |
| AHB | | RCC_AHB3ENR (AHB3) | | |
| | | RCC_AHB1SMENR (AHB1) | | |
| | NA | RCC_AHB2SMEUR (AHB2) | Used to [enable/disable@ the AHB peripheral clock sleep and stop modes | |
| | | RCC_AHB3SMEUR (AHB3) | | |
| | RCC APB1RSTR | RCC_APB1RSTR1 | Used to [enter/exit@ the APB1 peripheral from reset | |
| | RCC_AI BIROTI | RCC_APB1RSTR2 | Osed to [enter/exit@ the Ar Br peripheral horn reset | |
| APB1 | RCC APB1ENR | RCC_APB1ENR1 | Used [enable/disable] the APB1 peripheral clock | |
| AIDI | IXCO_AI BILINIX | RCC_APB1ENR2 | Osed [enable/disable] the ALBT peripheral clock | |
| | NA | RCC_APB1SMENR1 | Used to [enable/disable] the APB1 peripheral clock in | |
| | IVA | RCC_APB1SMEUR2 | sleep and stop modes | |
| | RCC_APB2STR | Used to [enal | ole/disable] the APB2 peripheral from reset | |
| APB2 | RCC_AP | B2ENR | Used to [enable/disable] the APB2 peripheral clock | |
| | NA | APB2 | Used to [enable/disable] the APB2 peripheral clock in sleep and stop modes | |

4.5.3 Peripheral clock configuration

Some peripherals have a dedicated clock source independent from the system clock that is used to generate the clock required for their operation.

- USB:
 - In STM32F303 line: the USB 48 MHz clock is derived from the PLL VCO.
 - In STM32G4 devices: the USB 48 MHz clock is derived from one of the following sources:
 - Main PLL (PLLQCLK)
 - HSI48 internal oscillator
- ADC:
 - In STM32F303 line: the ADCs asynchronous clock is derived from the PLL output. It can reach 72 MHz and can then be divided by 1, 2, 4, 6, 8, 10, 12, 16, 32, 64, 128 or 256.
 - In STM32G474xx devices: the asynchronous ADCs clock can be derived from one of the two following sources:
 - System clock (SYSCLK)
 - Main PLL (PLLPCLK)

It can reach 150 MHz and can be divided by 1, 2, 4, 6, 8, 10, 12, 16, 32, 64, 128 or 256.

AN5094 - Rev 0.1 page 13/33



Power control (PWR)

- DAC:
 - In STM32G474xx devices: in addition to the PCLK1 clock, LSI clock is used for the sampling and hold operation.

4.6 Power control (PWR)

In STM32G4 devices, the PWR controller presents some differences when compared to STM32F303/334 lines. These differences are summarized in Table 14. PWR differences between STM32F303 line and STM32G474xx devices.

Table 14. PWR differences between STM32F303 line and STM32G474xx devices

| Tub | le 14. PWR differences between \$1M32F303 | inite and of Miozo474XX devices |
|--------------------------|---|---|
| PWR | STM32F303 line | STM32G474xx/G431xx |
| | VDD = 2.0 to 3.6V: external power supply for I/Os, Flash memory and internal regulator It is provided externally through VDD pins | VDD = 1.71 to 3.6V: external power supply for I/Os, Flash memory and internal regulator. It is provided externally through VDD pins |
| | VDD18= 1.65 to 1.95 V VDD18 is the power supply for digital core, SRAM and Flash memory VDD18 is internally generated through an internal voltage regulator | Vcore = 1.0 to 1.2V Vcore is the power supply for digital peripherals, SRAMs and Flash memory It is generated by an internal voltage regulator Two Vcore ranges can be selected by software depending on target frequency. |
| Power supplies | VBAT = 1.65 to 3.6V: power supply for RTC, external clock, 32 KHz oscillator and backup registers (through power switch) when VDD is not present | VBAT = 1.55 to 3.6V: power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when VDD is not present |
| Tower supplies | VDD must always be kept lower than or equal to VD | DA |
| Ć | VSSA, VDDA STM32F303x6/8/B/C/D/E = 2.0 to 3.6V External power supply for ADC, DAC, comparators, operational amplifiers, temperature sensor, PLL, HIS 8MHz oscillator, LSI 40KHz oscillator and reset block VDDA must be in the 2.4 to 3.6 V range when the OPAMP and DAC are used It is forbidden to have VDD<vdd 0.4v<="" li="" –=""> An external Schottky diode must be placed between VDD and VDDA to guarantee that this condition is met </vdd> | VSSA, VDDA = 1.62V (ADCs/COMPs) to 3.6V 1.8V (DACs/OPAMPs) to 3.6V 2.4V (VREFBUF) to 3.6V VDDA is the external analog power supply for A/D and D/A converters, voltage reference buffer, operational amplifiers and comparators The VDDA voltage level is independent from the VDD voltage |
| Battery backup domain | RTC with backup registers (64 bytes on B/C, 20 bytes on 6/8) LSE PC13 to PC15 I/Os | RTC with backup registers (128 bytes) LSE PC13 to PC15 I/Os |
| | Integrated POR/PDR circuityProgrammable voltage detector (PVD) | |
| Power supply supervisor | • NA | Brown-out reset (BOR) BOR is always enabled, except in Shutdown mode |
| | • NA | • PVM |

AN5094 - Rev 0.1 page 14/33



AN5094

Power control (PWR)

| PWR | STM32F303 line | STM32G474xx/G431xx |
|-----------------|---|---|
| | • NA | Low Power Run mode System clock is limited to 2MHz Consumption is reduced at lower frequency thanks to LP regulator usage |
| Low-power modes | Stop mode (all clocks are stopped) | Stop0, Stop1 mode Some additional functional peripherals (see wakeup source) |
| | Standby mode (VDD18 domain powered off) | Standby mode (Vcore domain powered off) Optional SRAM2 retention Optional I/O pull-up or pull-down configuration |
| | • NA | Shutdown mode (Vcore domain powered off and power monitoring off) |
| | Sleep modeAny peripheral interrupt/wakeup event | Sleep modeAny peripheral interrupt/wakeup event |
| | Stop mode Any EXTI line /interrupt PVD, USB wakeup, RTC, COMPx I2Cx, U(S)ARTx | Stop 0, Stop 1 mode Any EXTI line/interrupt BOR,PVD,PVM,COMP,RTC,USB,IWDG U(S)ART,LPUART,I2C,LPTIM |
| Wake-up sources | Standby mode NRST external reset IWDG reset 3 WKUP pins RTC event | Standby mode 5WKUP pins rising or falling edge RTC event External reset in NRST pin IWDG reset |
| | • NA | Shutdown mode 5 WKUP pins rising or falling edge RTC event External reset in NRST pin |
| | Wake-up from StopHSI RC clock | Wake-up from Stop HSI16 16MHz allowing wakeup at high speed without waiting for PLL startup time |
| Wake-up clocks | Wake-up from Standby HSI RC clock | Wake-up from Standby HSI RC clock |
| | • NA | Wake-up from ShutdownHSI RC clock |

AN5094 - Rev 0.1 page 15/33



System configuration controller (SYSCFG)

4.8 System configuration controller (SYSCFG)

The STM32G4 devices implement additional features compared to the STM32F3 one. Table 15. SYSCFG differences between STM32F3 lines and STM32G4 devices shows the differences.

Table 15. SYSCFG differences between STM32F3 lines and STM32G4 devices

| SYSCFG | STM32F303 line | STM32G474xx/G431xx |
|---------------|---|--|
| Features | Remapping memory areas Managing the external input line connection to the GIOs Setting CCM SRAM write protection and software erase Enabling/disabling I2C Fast-mode Plus riving capability on some I/Os ADC Triggers remapping DAC Triggers remapping | Remapping memory areas Managing the external input line connection to the GPIOs Managing robustness feature Setting CCM SRAM write protection and software erase Configuring FPU interrupts Enabling/disabling I2C Fast-mode Plus driving capability on some I/Os and voltage booster fr I/Os analog switches |
| Configuration | 6 | A few bits are different and EXTI configuration may differ (number of GPIO is different depending on product) |

4.9 General-purpose I/O interface (GPIO)

The STM32G4 devices GPIO peripheral embeds some identical features compared to the STM32F3xx.

The GPIO code written for the STM32F3xx devices may require minor adaptations for STM32G4 devices. This is due to the mapping of particular functions on different Pious (refer to Section 2 for pin out differences, and to product datasheet for the detailed alternate function mapping differences).

At reset, the STM32F3xx GPIOs are configured in input floating mode while the STM32G4 devices GPIOs are configured in analog mode (to avoid consumption through the IO Schmitt trigger).

In the STM32G4, it becomes possible to enable/disable the pull down, so the combination PUPD = 10 is no more reserved. The pull up remains disabled by hardware.

For more information about the STM32G4 devices GPIO programming and usage, refer to the "I/O pin multiplexer and mapping" section in the GPIO section of the STM32G4 devices reference manuals and to the product datasheet for detailed description of the pinout and alternate function mapping.

4.10 Flash memory

Table 16. FLASH differences between STM32F303/334 lines and STM32G4 devices presents the differences between the Flash memory interfaces of STM32F3xx compared to STM32G4 devices.

For more information on programming, erasing and protection of STM32G4 devices Flash memory, refer to the STM32G4 reference manuals.

AN5094 - Rev 0.1 page 16/33



Flash memory

Table 16. FLASH differences between STM32F303/334 lines and STM32G4 devices

| Flash | STM32F3 | STM32G474xx/G431xx | | |
|---|---|---|--|--|
| | 0x0800 0000 to (up to) 0x0807 FFFF | 0x0800 0000 to 0x0807 FFFF | | |
| Main/ Program memory | Up to 512 Kbytes 1 bank Up to 256 pages of 2 Kbytes Programming granularity: 64-bit Read granularity: 128-bit | STM32G474xx • 512 Kbytes • Split in 2 banks - When dual bank is enabled each bank: 128 pages of 2 Kbytes and each page: 8 rows of 256 bytes - When dual bank is disabled: memory block contains 128 pages of 4 Kbytes and each page: 8 rows of 512 bytes • Read width of 128 bits in single bank mode or read width of 64-bits in dual bank mode. STM32G431xx • 128 Kbytes • Single bank • Memory contains 64 pages of 2 Kbytes and each page: 8 rows of 256 bytes • Read width of 64-bits. | | |
| Features | NA | Read while write (RWW)Dual bank boot (Only on STM32G474) | | |
| Wait state | Up to 2 (depending on the frequency) | Up to 7 (depending on the frequency) | | |
| ART Accelerator | NA | Instruction cache, data cache and prefetch buffer allowing linear performance in relation to frequency | | |
| One time programmable | | 1 Kbyte OTP bytes | | |
| Erase granularity | Page erase and mass erase | Page erase, bank erase and mass erase | | |
| | Level 0 no protectionRDP = 0xAA | Level 0 no protectionRDP = 0xAA | | |
| Read protection (RDP) | Level 1 memory protectionRDP ≠ {0xAA, 0xCC} | Level 1 memory protectionRDP ≠ {0xAA, 0xCC} | | |
| | Level 2 RDP = OxCC ⁽¹⁾ | Level 2 RDP = OxCC(1) | | |
| Proprietary code readout protection (PCROP) | NA | YES | | |
| ECC | NA | 8 bits for 64-bit double-wordSingle error detection and correctionDouble error detection | | |
| Securable memory area | NA | YES | | |

AN5094 - Rev 0.1 page 17/33



Universal synchronous asynchronous receiver transmitter (U(S)ART)

| Flash | STM32F3 | STM32G474xx/G431xx |
|-------------------|--------------|-----------------------|
| | nRST_STOP | nRST_STOP |
| | nRST_STDBY | nRST_STDBY |
| | SRAM_PE | SRAM_PE |
| | VDDA_MONITOR | NA |
| | RDP | RDP |
| | nRDP | |
| | USER | NA |
| | nUSER | |
| | NA | nRST_SHDW |
| | WDG_SW | IWDG_SW |
| User option bytes | nBOOT1 | nBOOT1 |
| | | BOR_LEV[2:0]s |
| | | IWDG_STOP, IWDG_STDBY |
| | | WWDG_SW |
| | | BFB2 |
| | NA NA | DBANK |
| | NA | CCMSRAM_RST |
| | | nSWBOOT0 |
| | | nBOOT0 |
| | | PG10_Mode |
| | | IRH_EN |

^{1.} Memory read protection level 2 is an irreversible operation. When level 2 is activated, the level of protection cannot be decreased to level 0 or level 1

4.11 Universal synchronous asynchronous receiver transmitter (U(S)ART)

The STM32G4 devices implement several new features on the U(S)ART when compared to the STM32F3xx. Table 17. U(S)ART differences between STM32F3xx and STM32G4 devices, Table 18. STM32F3xx USART features and Table 19. STM32G4xx USART/LPUART features show the differences.

Table 17. U(S)ART differences between STM32F3xx and STM32G4 devices

| U(S)ART | STM32F3xx | STM32G474xx/G431xx |
|-----------|--|--|
| Instances | Up to 3 x USARTUp to 2 x UART | 3 x USART 2 x UART in G474xx and 1 x UART in G431xx |
| Baud rate | Up to 9 Mbits/s | • Up to 18.75 Mbit/s |

AN5094 - Rev 0.1 page 18/33

Universal synchronous asynchronous receiver transmitter (U(S)ART)

Table 18. STM32F3xx USART features

| LICART | STM 3 | 2F303xB/C | | ST | M32F303xD | Æ | STM32F STM3 | 303x6/8 2F334 |
|--|------------------------------|-----------|-------|--|----------------|-------|--|-------------------|
| USART modes/ features ⁽¹⁾ | USART1/ USART2/ USART3 | UART4 | UART5 | USART1/ USART2/ USART3 | UART4 | UART5 | USART1 | USART2/ USART3 |
| Hardware flow control for modem | X | - | - | X | - | - | Х | X |
| Continuous communication using DMA | Х | Х | - 😾 | (x) | Х | - | Х | Х |
| Multiprocessor communication | Х | Х | X | X | Х | X | X | Х |
| Synchronous mode | Х | - | | Х | - | - | Х | Х |
| Smartcard mode | X | - 🗙 | | X | - | - | Х | - |
| Single-wire half-duplex communication | X | x | Х | X | X | Х | Х | Х |
| irDA SIR ENDEC block | х | X | × | X | Х | Х | X | - |
| LIN mode | × | X | X | Х | X | Х | Х | - |
| Dual clock domain and wakeup from Stop mode | Х | × | × | × | × | Х | X | - |
| Receiver timeout interrupt | X | X | X | х | Х | Х | X | - |
| Modbus communication | Х | X | X | X | X | Х | Х | - |
| Auto baud rate detection | Х | - | - | XSection 4.11 Univer sal synchronou s asynchrono us receiver transmitter (U(S)ART) | - | - | XSection 4.11 Unive rsal synchrono us asynchron ous receiver transmitter (U(S)ART) | - |
| Driver Enable | X | - | - | Х | - | - | X | Х |
| USART data length | 8 a | nd 9 bits | 1 | 7 | , 8 and 9 bits | | 7, 8 an | d 9 bits |

^{1.} X = Supported.

Table 19. STM32G4xx USART/LPUART features

| USART modes/features ⁽¹⁾ | USART1/2/3 | UART4/5 ⁽²⁾ | LPUART |
|-------------------------------------|------------|------------------------|--------|
| Hardware flow control for modem | X | X | X |
| Continuous communication using DMA | Х | X | Х |

AN5094 - Rev 0.1 page 19/33





| USART1/2/3 | UART4/5 ⁽²⁾ | LPUART |
|------------|---|---------------------------------------|
| X | Х | Х |
| X | - | - |
| X | - | - |
| Х | Х | Х |
| X | Х | - |
| Х | Х | - |
| Х | Х | Х |
| X | Х | - |
| X | Х | - |
| X | Х | - |
| X | Х | Х |
| | 7, 8 and 9 bits | ' |
| X | Х | Х |
| | 8 | |
| | x x x x x x x x x | X X X X X X X X X X X X X X X X X X X |

^{1.} X = supported

AN5094 - Rev 0.1 page 20/33

^{2.} UART5 is available only on the G431xx.



Serial peripheral interface (SPI) / IC to IC sound (I2S)

4.12 Serial peripheral interface (SPI) / IC to IC sound (I2S)

Table 20. SPI differences between STM32F3xx and STM32G4 devices shows the differences.

Table 20. SPI differences between STM32F3xx and STM32G4 devices

| SPI | STM32F3xx | STM32G474xx/G431xx |
|-----------|--|--|
| Instances | x3 (STM32F303xB/C) x4 (STM32F303xD/E) x1 (STM32F303x6/8) | • x 4 on STM32G474xx • x 3 on STM32G431xx |
| Features | STM32F303xB/C = 3 x SPI + 2 x I2S (full duplex) SM32F303xD/E = 4 x SPI + 2 x I2S (full duplex) STM32F303x6/8 = 1 x SPI + 0 x I2S | STM32G474xx = 4 x SPI + 2 x I2S (half duplex) STM32G431xx = 3 x SPI + 2 x I2S (half duplex) |
| Speed | Up to 18 Mbit/s | Up to TBD Mbits/s |



AN5094 - Rev 0.1 page 21/33



USB full speed (USB FS)

4.13 USB full speed (USB FS)

The main differences are listed in Table 21. USB differences between STM32F3xx and STM32G4 devices.

Table 21. USB differences between STM32F3xx and STM32G4 devices

| USB FS | STM32F3xx | STM32G474xx/G431xx |
|------------------|---|--|
| | Universal serial bus revision 2.0 STM32F404xD/E embed the USB with LPM support | Universal serial bus revision 2.0 including link power management (LPM) support CRS for USB clock |
| Features | Configurable number of endpoints from 1 to 8 Cyclic redundancy check (CRC) generation/checking, decoding and bit-stuffing Isochronous transfers support Double-buffered bulk/isochronous endpoint support USB Suspend/Resume operations Frame locked clock pulse generation. | Non-return-to-zero Inverted (NRZI) encoding/ |
| | NA | Attach detection protocol (ADP) Battery charging detection (BCD) USB connect/disconnect capability (controllable embedded pull-up resistor on USB_DP line) |
| Mapping | APB1 | |
| Buffer memory | STM32F303xB/C: 512 bytes of dedicated packet buffer memory SRAM STM32F303xD/E: 1024 bytes of dedicated packet buffer memory SRAM. When the CAN peripheral clock is enabled in the RCC_APB1ENR register, only the first 768 Bytes are available to USB while the last 256 bytes are used by CAN | 1024 bytes of dedicated packet buffer memory SRAM |
| Low-power modes | USB suspend and resume STM32F303xD/E: Link power management (LPM) support | USB suspend and resume Link power management (LPM) support |

AN5094 - Rev 0.1 page 22/33



Analog-to-digital converters (ADC)

4.14 Analog-to-digital converters (ADC)

Table 22. ADC differences between STM32F3xx and STM32G4 devices presents the differences between the STM32F3xx and STM32G4 devices ADC peripherals.

Table 22. ADC differences between STM32F3xx and STM32G4 devices

| STM | 32F3xx | STM32G4 | 74/G431xx |
|---|---|--|--|
| SAR structure | | SAR structure | |
| , | · | 5 instances in STM32G472 instances in STM32G43 | |
| . ` | | 5.33 Msps (Fast channles 4.21 Msps (Slow channle | ′ |
| Up to 19 channels pe | er ADC | Up to 42 channels in STMUp to 18 channels in STM | |
| 12-bit | | 12-bit | |
| Yes | | Yes | |
| External event for regular group: | External event for injected group: | External event for regular group: | External event for injected group: |
| ADC1/2 | ADC1/2 | ADC1/2 | ADC1/2 |
| TIM1_CC1 TIM1_CC2 TIM1_CC3 TIM2_CC2 TIM3_TRG0 TIM4_CC4 EXTI line 11 TIM8_TRG0 TIM8_TRG02 TIM1_TRG02 TIM1_TRG02 TIM2_TRG0 TIM4_TRG0 TIM4_TRG0 TIM4_TRG0 TIM5_TRG0 TIM5_TRG0 TIM15_TRG0 TIM15_TRG0 TIM15_TRG0 | TIM1_TRGO TIM1_CC4 TIM2_TRGO TIM2_CC1 TIM3_CC4 TIM4_TRGO EXTI line 15 TIM8_CC4 TIM1_TRGO2 TIM8_TRGO2 TIM8_TRGO2 TIM3_CC3 TIM3_TRGO TIM3_CC1 TIM6_TRGO TIM6_TRGO TIM15_TRGO | TIM1_CC1 TIM1_CC2 TIM1_CC3 TIM2_CC2 TIM1_CC3 TIM2_CC2 TIM3_TRGO TIM4_CC4 EXTI line 11 TIM8_TRGO TIM8_TRGO2 TIM1_TRGO TIM1_TRGO2 TIM2_TRGO TIM4_TRGO TIM6_TRGO TIM4_TRGO TIM6_TRGO TIM20_TRGO TIM20_TRGO2 TIM20_CC1 TIM20_CC2 TIM20_CC3 HRTIM_ADCTRG1 HRTIM_ADCTRG5 HRTIM_ADCTRG6 HRTIM_ADCTRG7 HRTIM_ADCTRG7 HRTIM_ADCTRG8 HRTIM_ADCTRG9 HRTIM_ADCTRG9 HRTIM_ADCTRG9 HRTIM_ADCTRG10 | TIM1_TRGO TIM1_CC4 TIM2_TRGO TIM2_CC1 TIM3_CC4 TIM4_TRGO EXTI line 15 TIM8_CC4 TIM1_TRGO2 TIM8_TRGO TIM8_TRGO2 TIM3_CC3 TIM3_TRGO TIM3_CC1 TIM6_TRGO TIM15_TRGO TIM20_TRGO TIM20_TRGO2 TIM20_CC4 HRTIM_ADCTRG4 HRTIM_ADCTRG5 HRTIM_ADCTRG6 HRTIM_ADCTRG7 HRTIM_ADCTRG8 HRTIM_ADCTRG9 HRTIM_ADCTRG9 HRTIM_ADCTRG9 HRTIM_ADCTRG9 HRTIM_ADCTRG10 TIM16_CC1 LPTIMOUT TIM7_TRGO |
| | SAR structure • 4 instances (ST 2 instances (ST STM32F334) • 5.1 Msps (Fast 4.8 Msps (Slow Up to 19 channels per 12-bit Yes External event for regular group: ADC1/2 TIM1_CC1 TIM1_CC2 TIM1_CC3 TIM1_CC2 TIM1_CC3 TIM2_CC2 TIM3_TRGO TIM4_CC4 EXTI line 11 TIM8_TRGO TIM4_TRGO TIM1_TRGO | 4 instances (STM32F303xB/C/D/E) 2 instances (STM32F303x6/8 and STM32F334) 5.1 Msps (Fast channels) 4.8 Msps (Slow channels) 4.8 Msps (Slow channels) 12-bit Yes External event for regular group: ADC1/2 TIM1_CC1 TIM1_TRGO TIM1_CC2 TIM1_CC3 TIM2_TRGO TIM2_CC4 TIM2_CC4 TIM3_CC4 TIM3_CC4 TIM4_CC4 TIM4_TRGO TIM4_TRGO TIM8_TRGO TIM8_TRGO TIM8_TRGO2 TIM8_TRGO3 < | SAR structure 4 instances (STM32F303xB/C/D/E) 2 instances (STM32F303xB/C/D/E) 5 instances in STM32G43 2 instances in STM32G43 5 5.1 Msps (Fast channels) 4.8 Msps (Slow channels 4.21 Msps (Slow channels 4.21 Msps (Slow channels 4.21 Msps (Slow channels in STM Up to 19 channels per ADC 4.21 Msps (Slow channels in STM Up to 18 channels in STM |

AN5094 - Rev 0.1 page 23/33



Analog-to-digital converters (ADC)

| ADC | STM | 32F3xx | STM320 | G474/G431xx |
|----------------------|---|------------------------------------|---|------------------------------------|
| | External event for regular group: | External event for injected group: | External event for regular group: | External event for injected group: |
| | ADC3/4 | ADC3/4 | ADC3/4/5 | ADC3/4/5 |
| | TIM3_CC1 | TIM1_TRGO | TIM3_CC1 | TIM1_TRGO |
| | TIM2_CC3 | TIM1_CC4 | TIM2_CC3 | TIM1_CC4 |
| | TIM1_CC3 TIM8_CC1 | TIM4_CC3 TIM8_CC2 | TIM1_CC3 | TIM2_TRGO |
| | TIM8_TRGO | TIM8_CC4 TIM4_CC3 | TIM8_CC1 | TIM8_CC2 |
| | EXTI line 2 TIM4_CC1 | TIM4_CC4 | TIM3_TRGO | TIM4_CC3 |
| | TIM2_TRGO | TIM4_TRGO TIM1_TRGO2 | EXTI line 2 | TIM4_TRGO |
| | TIM8_TRGO2 TIM1_TRGO | TIM8_TRGO | TIM4_CC1 | TIM4_CC4 |
| | TIM1_TRGO2 | TIM8_TRGO2 TIM1_CC3 | TIM8_TRGO | TIM8_CC4 |
| | TIM3_TRGO TIM4_TRGO | TIM3_TRGO | TIM8_TRGO2 | TIM1_TRGO2 |
| | TIM7_TRGO | TIM2_TRGO TIM7_TRGO | TIM1_TRGO | TIM8_TRGO |
| | TIM15_TRGO TIM2_CC1 | TIM15_TRGO | TIM1_TRGO2 | TIM8_TRGO2 |
| | 111112_001 | X | TIM2_TRGO | TIM1_CC3 |
| | | | TIM4_TRGO | TIM3_TRGO |
| | | | TIM6_TRGO | EXTI line 3 |
| External Trigger | | | TIM15_TRGO | TIM6_TRGO |
| 1119901 | | | TIM2_CC1 | TIM15_TRGO |
| | | | TIM20_TRGO | TIM20_TRGO |
| | | | TIM20_TRGO2 | TIM20_TRGO2 |
| | | | TIM20_CC1 | TIM20_CC2 |
| | | | HRTIM_ADCTRG2 | HRTIM_ADCTRG2 |
| | | | HRTIM_ADCTRG4 | HRTIM_ADCTRG4 |
| | | | HRTIM_ADCTRG1 | HRTIM_ADCTRG5 |
| | | | HRTIM_ADCTRG3 | HRTIM_ADCTRG6 |
| | | | HRTIM_ADCTRG5 | HRTIM_ADCTRG7 |
| | | | HRTIM_ADCTRG6 | HRTIM_ADCTRG8 |
| | | | HRTIM_ADCTRG7 | HRTIM_ADCTRG9 |
| | | | HRTIM_ADCTRG8 | HRTIM_ADCTRG10 |
| | | | HRTIM_ADCTRG9 | HRTIM_ADCTRG1 |
| | | | HRTIM_ADCTRG10 | HRTIM_ADCTRG3 |
| | | | LPTIMOUT | LPTIMOUT |
| | | | TIM7_TRGO | TIM7_TRGO |
| Supply | 2.0 V to 3.6 V | | - 1.62 V to 3.6 V | |
| requirement | | | - Independent power supply (| VDDA) |
| Reference Voltage | External 2.0V ≤ VREF+ ≤ | ≤ VDDA | Reference voltage for STM32 (2.048 V, 2.5 V or 2.9 V) | G4 (TBD V to VDDA) or internal |
| Features | The STM32G4 ADC h comparing to the STM 16-bit oversampling, g compensation etc | | - | |
| Input range | VREF-≤VIN≤VREF | + | VREF-≤VIN≤VREF+ | |

AN5094 - Rev 0.1 page 24/33



Digital-to-analog converter (DAC)

4.15 Digital-to-analog converter (DAC)

The STM32G4xxx implements some additional features compared to the STM32F303 line one. Table 23. DAC differences between STM32F3xx and STM32G4 devices shows the differences.

Table 23. DAC differences between STM32F3xx and STM32G4 devices

| DAC | STM32Fxx | STM32G4xxx |
|------------|--|--|
| Instances | For STM32F303xB/C/D/E: 2 x 12-bit DAC channels with output buffer For STM32F303x/6/8 and STM32F334: 3x12-bit DAC channels Output buffer only on DAC1 ch1 | For STM32G474xx: 7 DAC channels (3 external 1MSPS (with output buffer) and 4 internal 15MSPS (without output buffer)) For STM32G431xx: 4 DAC channels (2 external 1MSPS with output buffer and 2 internal 15MSPS without output buffer) Maximum two output channels per ADC |
| Resolution | 12 bits | 12 bits |
| Features | Left or right data alignment in 12-bit mode Noise-wave and triangular-wave generation (DAC1 only) Dual DAC channel for independent or simultaneous conversions DAC output connection to on chip peripherals | Left or right data alignment in 12-bit mode Noise-wave, triangular-wave generation and sawtooth Dual DAC channel for independent or simultaneous conversions DAC output connection to on chip peripherals Sample and Hold mode for low power operation in Stop mode Double data DMA capability to reduce the bus activity |
| DMA | Yes | Yes |

AN5094 - Rev 0.1 page 25/33



AN5094

Digital-to-analog converter (DAC)

| DAC | STM32Fxx | STM32G4xxx |
|-------------|------------------------|--|
| | DAC1 | DAC1/2/4 |
| | TIM6_TRGO | TIM8_TRGO |
| | TIM3_TRGO or TIM8_TRGO | TIM7_TRGO |
| | TIM7_TRGO | TIM15_TRGO |
| | TIM15_TRGO | TIM2_TRGO |
| | TIM2_TRGO | TIM4_TRGO |
| | TIM4_TRGO | EXTI10 |
| | EXTI line9 | TIM6_TRGO |
| | SWTRIG | TIM3_TRGO |
| | DAC2 | HRTIM_step_trig_1 |
| | TIM6_TRGO | HRTIM_step_trig_2 |
| | TIM3_TRGO | HRTIM_step_trig_3 |
| | TIM7_TRGO | HRTIM_step_trig_4 |
| | TIM15_TRGO | HRTIM_step_trig_5 |
| | TIM2_TRGO | HRTIM_step_trig_6 |
| External | EXTI line9 | SWTRIG |
| Trigger | SWTRIG | DAC3 |
| | | TIM1_TRGO |
| | | TIM7_TRGO |
| | | TIM15_TRGO |
| | | TIM2_TRGO |
| | | TIM4_TRG |
| | | EXTI10 |
| | | TIM6_TRGO |
| | | TIM3_TRGO |
| | | HRTIM_rst_trig_1 |
| | | HRTIM_rst_trig_2 |
| | | HRTIM_rst_trig_3 |
| | * | HRTIM_rst_trig_4 |
| | | HRTIM_rst_trig_5 |
| | | HRTIM_rst_trig_6 |
| | | SWTRIG |
| Supply | 247/40267/ | - TBD to 3.6 V |
| requirement | 2.4 V to 3.6 V | - Independent power supply (VDDA) |
| Reference | External | External (TBD to VDDA) or internal (2.048 V, 2.5 V or 2.9 V) |
| Voltage | 2.4 V ≤ VREF+ ≤VDDA | External (TBD to VDDA) or internal (2.048 V, 2.5 V of 2.9 V) |

AN5094 - Rev 0.1 page 26/33



Comparator (COMP)

4.16 Comparator (COMP)

Table 24. COMP differences between STM32F3xx line and STM32G4 devices presents the differences between the COMP interface of STM32F3xx line and STM32G4 devices.

Table 24. COMP differences between STM32F3xx line and STM32G4 devices

| СОМР | STM32F3xx | STM32G474xx/G431xx | |
|--------------------|--|--|--|
| Instances | COMP1/2/3/4/5/6/7 on STM32F303xB/C/D/E COMP2, COMP4, COMP6 on STM32F303x6/8 and STM32F3334 | • COMP1/2/3/4/5/6/7 on STM32G474xx • COMP1/2/3/4 on STM32G431xx | |
| Input | COMP1/2/3/4/5/6/7: - Inverting: - 7(DAC1_CH1, DAC1_CH2, DAC2_CH1, Vrefint, ¾ Vrefint, ½ Vrefint, ¼ Vrefint) COMP1:Non Inverting: 2(PA1, PA0) COMP2: Non inverting: 3(PA3,PA7,PA2) COMP3: Non inverting: 4(PB12, PD15, PB14, PD14) COMP4: Non Inverting: 4(PB0, PE7,PB2,PE8) COMP5: Non inverting: 4 (PB10, PD13,PB13,PD12) COMP6: Non inverting 4 (PB11, PD11, PB15, PD10) COMP7: Non inverting: 3(PC1, PA0, PC0) | COMP1/2/3/4/5/6/7: inverting: (Vrefint, ³/₄ Vrefint, ¹/₂ Vrefint, ¹/₄ Vrefint) COMP1/3:Inverting (DAC3_CH1,DAC1_CH1) COMP2/4:Inverting (DAC4_CH1, DAC3_CH2) COMP5/7:Inverting (DAC4_CH1,DAC1_CH2) COMP6:Inverting DAC4_CH2,DAC2_CH1) COMP1:Non Inverting (PA1,PB1) COMP2:Non inverting (PA3,PA7) COMP3: Non inverting (PC1, PA0) COMP4: Non inverting (PB0,PE7) COMP5:Non inverting (PB13, PD12) COMP6: Non inverting (PB11, PD11) COMP7:Non inverting (PB14, PD14) | |
| Output | Output connection to GPIOs, Timers, HRTIM, wakeup | Output connection to GPIOs, Timers, HRTIM, wakeup | |
| Features | Window comparator (only on STM32F303xB/C): COMP1/2, COMP3/4 and COMP5/6 Output with blanking source Programmable hysteresis only on STM32F3xB/C Programmable speed/consumption (only on STM32F3xB/C) | Output with blanking sourceProgrammable hysteresis | |
| Supply requirement | 2.0V to 3.6 V | TBD to 3.6 V | |
| Input range | VREF-≤ VIN ≤ VREF+ | | |

AN5094 - Rev 0.1 page 27/33



Operational amplifier (OPAMP)

4.17 Operational amplifier (OPAMP)

STM32G4 devices implement some enhanced OPAMPs compared to STM32F3xx devices. Table 25. OPAMP differences between STM32Fxx and STM32G4 devices shows the differences.

Table 25. OPAMP differences between STM32Fxx and STM32G4 devices

| OPAMP | STM32F3xx | STM32G4xxx |
|--------------------------------------|--|---|
| Instances | Up to four | • 6 (STM32G474xx) • 3 (STM32G431xx) |
| Features | Rail-to-rail input and output voltage rail Low input bias current Low input offset voltage Low power mode Fast wakeup time | ange |
| | Programmable gain amplifier (PGA) are 2,4,8 and 16. | Programmable gain amplifier (PGA) are: 2, 4, 8, 16, 32, 64, -1, -3, -7, -15, -31, -63 |
| | Gain bandwidth of 8 MHz | Gain bandwidth of 15 MHz |
| Timer controlled Multiplexer mode | The switch is triggered by TIM1_CC6 signal only | The switch is triggered by TIM1_CC6 or TIM8_CC6 or TIM20_CC6 signal |
| Configuration | 0-0 X | Register mapping is not the sameRefer to STM32G4 reference manuals for details |

4.18 GPTimer (General purpose Timer)

The STM32G4 devices implement several new features on the GPTimer when compared to STM32F3xx devices. Table 26. GPTimer differences between STM32F3xx and STM32G4 devices shows the differences.

Table 26. GPTimer differences between STM32F3xx and STM32G4 devices

| GPTimer | STM32F3xx | STM32G474xx/G431xx |
|----------|--|---|
| Instance | STM32F303xD/E: TIM1/TIM8,TIM20, TIM2, TIM3, TIM4, TIM15, TIM16, TIM17, TIM6, TIM7 STM32F303xB/xC: TIM1,TIM8,TIM2,TIM3,TIM15/16/17,TIM6,TIM7 STM32F303x6/8: TIM1,TIM2,TIM3, TIM15/16/17, TIM6, TIM7 | STM32G474xx: TIM1,TIM8, TIM20,TIM2, TIM5, TIM3, TIM4, TIM15/16/17, TIM6, TIM7 STM32G431xx: TIM1, TIM8, TIM2, TIM3, TIM4, TIM15/16/17, TIM6, TIM7 |

AN5094 - Rev 0.1 page 28/33

HRTIM (High-resolution timer)

| GPTimer | STM32F3xx | STM32G474xx/G431xx |
|---------------|--|---|
| Features | Input capture Output compare PWM generation One pulse mode Break input Complementary outputs Encoder and Hall-sensor | Combined gated + reset mode New encoding modes Encoder index Transition error Encoder clock output Asymmetric dead time Dithering Pulse on compare Direction change interrupt Direction output |
| Configuration | | Register mapping is not the same Refer to STM32G4 reference manuals for details |

4.19 HRTIM (High-resolution timer)

Table 27. HRTIM differences between STM32F334 line and STM32G4 devices presents the differences between the HRTIM of STM32F334 line and STM32G4 devices.

Table 27. HRTIM differences between STM32F334 line and STM32G4 devices

| HRTIM | STM32F334 | STM32G474xx | |
|---------------|--|---|--|
| Instance | ŀ | HRTIM1 | |
| Features | 6 timers: 1 master + 5 slaves 10 high-resolution outputs 5 fault inputs for protection purposes Digital kernel clocked at 144 MHz 217 ps reolution High-resolution deadtime insertion (down to 868 ps) 7 interrupt vectors each one with up to 14 sources 6 DMA requests with 14 sources. | 7 timers: 1 master + 6 slaves 12 high-resolution outputs 6 fault inputs for protection purposes Digital kernel clocked at 150 MHz 208 ps resolution High-resolution deadtime insertion (down to 833 ps) 8 interrupt vectors, each one with up to 14 sources 7 DMA requests with up 14 sources. | |
| Configuration | - | Register mapping is not the sameRefer to STM32G4 reference manuals for details | |

AN5094 - Rev 0.1 page 29/33



Revision history

Table 28. Document revision history







Contents

| 1 | STM | 32G4 S | eries overview | 2 | | |
|-----|----------|--------------------|--|----|--|--|
| 2 | Hard | Hardware migration | | | | |
| | 2.1 | Packa | ge availability | 3 | | |
| 3 | Boot | mode s | selection | 6 | | |
| | 3.1 | Embed | dded boot loader | 7 | | |
| 4 | Perip | heral n | migration | 8 | | |
| | 4.1 | | 2 product cross-compatibility | | | |
| | 4.2 | Memor | ry mapping | 9 | | |
| | 4.3 | Direct | memory access controller (DMA) | 10 | | |
| | 4.4 | Interru | upts | 11 | | |
| | | 4.5.1 | Performance versus Vcore ranges | 12 | | |
| | | 4.5.2 | Peripheral access configuration | 13 | | |
| | | 4.5.3 | Peripheral clock configuration | 13 | | |
| | 4.6 | Power | control (PWR) | 14 | | |
| | 4.8 | Systen | m configuration controller (SYSCFG) | 16 | | |
| | 4.9 | Genera | al-purpose I/O interface (GPIO) | 16 | | |
| | 4.10 | Flash | memory | 16 | | |
| | 4.11 | Univer | rsal synchronous asynchronous receiver transmitter (U(S)ART) | 18 | | |
| | 4.12 | Serial | peripheral interface (SPI) / IC to IC sound (I2S) | 21 | | |
| | 4.13 | USB fo | ull speed (USB FS) | 22 | | |
| | 4.14 | Analog | g-to-digital converters (ADC) | 23 | | |
| | 4.15 | Digital- | -to-analog converter (DAC) | 24 | | |
| | 4.16 | Compa | arator (COMP) | 27 | | |
| | 4.17 | Operat | tional amplifier (OPAMP) | 28 | | |
| | 4.18 | GPTim | ner (General purpose Timer) | 28 | | |
| | 4.19 | HRTIM | // (High-resolution timer) | 29 | | |
| Rev | vision I | nistorv | | 30 | | |



AN5094

List of tables

List of tables

| Table 1. | Package availability on STM32G4 devices | . 3 |
|-----------|---|-----|
| Table 2. | Package availability on STM32F303/334 lines | . 3 |
| Table 3. | STM32F303/334 lines and STM32G4 series pinout differences (QFP) | . 4 |
| Table 4. | Boot modes for STM32F303/334 lines | . 6 |
| Table 5. | Boot modes for STM32G4 devices | . 6 |
| Table 6. | Bootloader interface | . 7 |
| Table 7. | STM32 peripheral compatibility analysis STM32F303/F334 lines compared to STM32G474xx/G431xx | . 8 |
| Table 8. | Peripheral address mapping differences | . 9 |
| Table 9. | SRAM differences in STM32F303/334 lines and STM32G4 series | 10 |
| Table 10. | DMA differences between STM32F303/334 lines and STM32G474xx devices | 10 |
| Table 11. | Interrupt vector differences between STM32F303 line and STM32G4 devices | 11 |
| Table 12. | STM32G474xx devices performance versus Vcore ranges | |
| Table 13. | RCC registers used for peripheral access configuration | 13 |
| Table 14. | PWR differences between STM32F303 line and STM32G474xx devices | 14 |
| Table 15. | SYSCFG differences between STM32F3 lines and STM32G4 devices | 16 |
| Table 16. | FLASH differences between STM32F303/334 lines and STM32G4 devices | 17 |
| Table 17. | U(S)ART differences between STM32F3xx and STM32G4 devices | |
| Table 18. | STM32F3xx USART features | |
| Table 19. | STM32G4xx USART/LPUART features | 19 |
| Table 20. | SPI differences between STM32F3xx and STM32G4 devices | |
| Table 21. | USB differences between STM32F3xx and STM32G4 devices | 22 |
| Table 22. | ADC differences between STM32F3xx and STM32G4 devices | 23 |
| Table 23. | DAC differences between STM32F3xx and STM32G4 devices | |
| Table 24. | COMP differences between STM32F3xx line and STM32G4 devices | |
| Table 25. | OPAMP differences between STM32Fxx and STM32G4 devices | |
| Table 26. | GPTimer differences between STM32F3xx and STM32G4 devices | 28 |
| Table 27. | HRTIM differences between STM32F334 line and STM32G4 devices | |
| Table 28. | Document revision history | 30 |
| | | |



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved



AN5094 - Rev 0.1 page 33/33