

Computer Science Tripos - Part II Project

# An accelerated, network-assisted TCP fast retransmit

May 17, 2019

# Declaration

I, Thanh Bui of Downing College, being a candidate for Part II of the Computer Science
Tripos, hereby declare that this dissertation and the work described in it are my own
work, unaided except as may be specified below, and that the dissertation does not
contain material that has already been used to any substantial extent for a comparable $$
purpose.
SIGNED DATE

# Proforma

Candidate No.: Thanh Bui

College: Downing College

Project Title: An accelerated, network-assisted TCP fast

retransmit

Examination: Computer Science Tripos — Part II, June 2019

Word Count:  $11000^1$ 

Project Originator: Dr Noa Zilberman Supervisor: Dr Noa Zilberman

# Original Aims of the Project

The aim of this project is to investigate the feasibility and effectiveness of a programmable data plane in application to Transmission Control Protocol (TCP) congestion control. More specifically, I aim to design, implement and evaluate a programmable switch to recover from TCP packet losses that are not due to congestion. The implementation will be evaluated based on a series of tests, including both software and hardware simulations. A performance evaluation will also be provided.

# Work Completed

Almost all my success criteria were met, with the exception of demonstrating the interoperability of my implementation with a software-based client/application. The architecture was designed, then implemented in P4. The implementation was tested via three different simulations: SDNet simulation, SUME simulation and hardware simulation. A performance evaluation of the design was provided. Two of the extensions were also completed.

This word count was computed using texcount -sum -inc -utf8 -sub=chapter diss.tex for chapters 1-5.

# Special Difficulties

The implementation stage of the architecture took longer than anticipated due to limitations of SDNet and the P4→NetFPGA workflow. The current P4→NetFPGA only supports header processing, without deep packet inspection, while this project used programmable buffering logic, which would require the ability to buffer packets. Hence, the design could not be fully expressed in P4 alone. To circumvent this, I had to learn to use Verilog in order to design a different architecture by adding additional HDL modules into the framework that allow packet buffering.

# Contents

1	$\mathbf{Intr}$	oducti	on	7
	1.1	Motiva	ation	7
	1.2	Projec	et Aims	8
	1.3	Relate	ed Work	9
		1.3.1	TCP Congestion Control	9
		1.3.2	Programmable Data Planes	9
2	Pre	paratio	on	11
	2.1	Softwa	are Used	11
		2.1.1	Development Environment	11
		2.1.2	Programming Languages	12
	2.2	Startin	ng Point	13
	2.3	Requir	rements Analysis	14
	2.4	The P	4 Language	15
	2.5	The X	ilinx SDNet	17
	2.6	The N	etFPGA Platform	18
	2.7	The P	$4\rightarrow$ NetFPGA Workflow	19
	2.8	Projec	t Workflow	21
		2.8.1	Preparation Stage	21
		2.8.2	Implementation Stage	22
		2.8.3	Risk Analysis	22
		2.8.4	Backup Plan	23
3	Imp	lemen	tation	<b>25</b>
	3.1	Repos	itory Overview	25
	3.2	Design	Architecture	26
		3.2.1	Network Level	26
		3.2.2	System Level	27
	3.3	P4 Im	plementation	28
		3.3.1	The Parser	28
		3.3.2	The Match-Action Pipeline	32
		3.3.3	The Extern Functions	34
		3.3.4	The Departer	35
	3.4	Hardw	vare Implementation	36
		3 4 1	The Cache Queue	36

#### CONTENTS

		3.4.2	The Output Arbiter	 . 3
		3.4.3	The Reference Switch Design	 . 3
		3.4.4	IP Core Generation	 . 3
4	Eva	luatior	n	39
	4.1	Simula	ation Environment	 . 39
		4.1.1	SDNet Simulation	 . 40
		4.1.2	SUME simulation	 . 4
	4.2	Hardw	ware Test	 . 4
	4.3	Perfor	rmance Evaluation	 . 4
	4.4	Compa	parison with TCP	 . 4
5	Con	clusio	on	43
	5.1	Accom	${ m nplishments}$	 . 4
	5.2	Future	e Work	 . 4
Bi	bliog	graphy	T.	4

# Chapter 1

# Introduction

In this chapter, I provide the motivation for this project and setup the problem I am solving. I also explain some key algorithms involved. Finally, I cover some related work.

#### 1.1 Motivation

Transmission Control Protocol (TCP) is the protocol of choice in many data centres. However, it is very sensitive to losses (by design, as a mean for congestion control), which can degrade the performance within the data centres significantly [1]. Various congestion control, avoidance and recovery mechanisms are thus of high importance in this field to minimise such loss rate. Still, not all TCP losses are born equal. For example, losses happening at the destination host's network interface card (NIC) are not an indication of congestion within the network. It is assumed that fast retransmission of such lost packets, from within the network, can increase the utilisation of the network.

In-network computing is an emerging research area in systems and networking, where applications traditionally running on the host are offloaded to the network hardware (e.g. switch, NIC). Examples of applications offloaded in the past include network functions (DNS server [2]), distributed systems functions such as consensus (P4xos [3]), various caching (NetCache [4], NetChain [5]) and even a game (Tic-Tac-Toe). Key-Value Store (KVS) is also among the popular type of in-network applications.

Therefore, it is particularly interesting, and indeed challenging, to see if network-accelerated KVS concepts can be applied to TCP fast retransmit mechanism in order to improve cross-datacentre performance.

## 1.2 Project Aims

A TCP sender normally uses retransmission timeout (RTO)—a simple timer—to recognise and retransmit lost segments. When TCP sends a segment, the timer starts and stops when the acknowledgement is received. If an acknowledgement is not received for a particular segment within a specified time (a function of the estimated round-trip delay time), the sender will assume the segment was lost in the network, and will retransmit the segment.

Fast retransmit is an enhancement to TCP that reduces the time a sender waits before retransmitting a lost segment. Duplicate acknowledgement (DUP ACK) is the basis for the fast retransmit mechanism. After receiving a packet (e.g. with sequence number 1), the receiver sends an acknowledgement by adding 1 to the sequence number (i.e. acknowledgement number 2). This indicates to the sender that the receiver received the packet number 1 and it expects packet number 2. Suppose that two subsequent packets are lost. The next packets the receiver sees are packet numbers 4 and 5. After receiving packet number 4, the receiver sends an acknowledgement, but still only for sequence number 2. When the receiver receives packet number 5, it sends yet another acknowledgement value of 2. DUP ACK occurs when the sender receives more than one acknowledgement with the same sequence number (2 in our example).

DUP ACKs are a sign of an isolated loss. The lack of acknowledgement number progress means 2 hasn't been delivered, but the stream of ACKs means some packets are being delivered (4 and 5 in our example). When a sender receives several DUP ACKs, it can be reasonably confident that the segment with the sequence number specified in the DUP ACK was dropped. A sender with fast retransmit will then retransmit this packet immediately for the retransmission timer to expire.




Figure 1.1: The standard convention of TCP fast retransmit.

Currently, the DUP ACKs will traverse all the way back to the sender (Figure 1.1). The sender receives the DUP ACKs, then retransmits the packet with the next higher sequence number. In a typical data center network, a packet will traverse multiple hops, so the delay induced by the network and the host is indeed substantial.




Figure 1.2: The proposed TCP fast retransmit, assisted by the programmable switch.

This project aims to mitigate last-hop packet drops that are not caused by congestiong using a programmable switch. The switch will be able to retransmit the packets from within the network, instead of waiting for the DUP ACKs to get back to the host (Figure 1.2), thereby reduces the response time to DUP ACKs and reduce unnecessary changes to the congestion window. The implementation will be based on the KVS concept, where the keys are the flow ID and the packet sequence number, and the value is the payload.

#### 1.3 Related Work

#### 1.3.1 TCP Congestion Control

One of the main aspects of TCP is congestion control, where a number of mechanisms are used to achieve high performance and avoid sending more data than the network is capable of forwarding, that is, to avoid causing network congestion. In particular, TCP uses a *congestion avoidance* algorithm that includes various aspects of an additive increase/multiplicative decrease (AIMD) scheme, with other schemes such as *slow start*, fast retransmit and fast recovery to achieve congestion avoidance.

The four intertwined algorithms are defined in more detail in RFC 5681[6]. In this project, we are mostly interested in the *fast retransmit* algorithm, which has been explained in the previous section.

# 1.3.2 Programmable Data Planes

In the last eight years, Software-defined Networking (SDN) and the OpenFlow protocol have reshaped the way people configure forwarding devices and determine network behaviour, by offering an open interface upon which apps like routing, monitoring,

#### 1.3. RELATED WORK

etc. can be built. OpenFlow has been the de facto implementation of SDN. The key idea behind it was to decouple the control plane from the data plane, which allows centrally managing the control plane in software, while opening the control logic to the users. However, it is still very limited to a fixed set of features, which does not include new or custom protocols, statistics other than Packet, Byte count and Flow duration, and actions such as stateful matching or forwarding logic [7]. This can change drastically with the re-emergence of programmable data planes and languages like P4 [8–10] and Protocol Oblivious Forwarding (POF) [11, 12]. They enable faster development/provisioning of new and/or custom protocols, as opposed to the long wait for the release of fixed-function Application-Specific Integrated Circuit (ASIC) switches supporting standardised protocols [13]. Data plane programmability has the potential to unleash a new generation of future-proof forwarding devices, which are able to support major control plane and protocol updates, without mandating any hardware upgrades.

# Chapter 2

# Preparation

In this chapter, I first state the software I used and the starting point for this project. I move on to present the formal requirements. This is followed by a discussion of the different components of a programmable data plane, including the P4 programming language, the SDNet compiler, the NetFPGA platform and the P4 $\rightarrow$ NetFPGA workflow. Finally, I discuss the project workflow.

#### 2.1 Software Used

Below I describe and justify, where necessary, the development environment and the programming languages that I used.

## 2.1.1 Development Environment

- The NetFPGA SUME<sup>2</sup> [14] is an open-source platform which provides an accessible development environment that both reuses existing codebases and enables new designs. It uses an advanced, FPGA-based board that features a Xilinx Virtex-7 690T supporting 30 13.1 GHz GTH transceivers. This board easily supports simultaneous wire-speed processing on the four 10Gb/s Ethernet ports, and it can manipulate and process data on-board, or stream it over the 8x Gen3 PCIe interface and the expansion interfaces. It is indeed ideal for any high-performance design such as in this project.
- P4→NetFPGA (P4 on NetFPGA) is the workflow to develop and test P4 programs using the Xilinx<sup>3</sup> P4-SDNet<sup>4</sup> toolchain within the NetFPGA SUME reference switch design.

<sup>&</sup>lt;sup>2</sup>A collaborative effort between Digilent, the University of Cambridge and Stanford University.

<sup>&</sup>lt;sup>3</sup>https://www.xilinx.com/

<sup>&</sup>lt;sup>4</sup>https://www.xilinx.com/products/design-tools/software-zone/sdnet.html

#### 2.1. SOFTWARE USED

- Vivado® Design Suite is a software suite produced by Xilinx for synthesis and implementation of HDL designs. Vivado was used in the project because it is the design environment for FPGA products from Xilinx, and is tightly-coupled to the architecture of such chips. Its flexibility also enables me to simulate my design behaviour with different stimuli, synthesize the design to hardware and perform timing analysis.
- **Git** was used for version control, allowing quick roll-back and efficient management of multiple source trees using branches to implement different functionalities at various stages of the project. The repository itself was hosted remotely on GitHub<sup>5</sup>.
- Microsoft OneDrive<sup>6</sup> was used to back up relevant files throughout the project.

#### 2.1.2 Programming Languages

In this project, I used a multitude of languages, including **P4**, **Verilog**, **Tcl** and **Python**.

- P4 [8] is a high-level language designed to describe packet processing logic in the packet forwarding planes. Besides, unlike general purpose languages such as C or Python, P4 is domain-specific with a number of constructs optimized around network data forwarding, hence is well-suited for implementing the forwarding plane of network elements such as our switch.
- Verilog was used to implement certain HDL modules within the NetFPGA platform, in order to add or modify certain functionalities to suit the purpose of my design. In fact, the NetFPGA platform is mostly Verilog-based, except for the packet-processing pipeline, which is implemented in P4. Thus, this project requires a strong grasp of Verilog.
- Tcl was used as part of the Xilinx Vivado development environment to write project wrappers and debug scripts.
- Python is the language used in the existing test infrastructure since the other languages used are for the hardware level. It was used extensively in the evaluation because of the Scapy module [15], which enables the user to send, sniff, dissect and forge network packets. This capability allows me to write unit tests for my program by building customised packets, sending and checking them.

<sup>&</sup>lt;sup>5</sup>https://github.com/ttbui11/part-ii-proj/

<sup>&</sup>lt;sup>6</sup>https://onedrive.live.com/about/en-gb/

I also made use of the make build automation tool to automate project builds, tests and benchmarks.

# 2.2 Starting Point

This project uses the knowledge about TCP introduced in the Part IB *Computer Networking* course and the experience in Electronic Computer-aided Design (ECAD) and working with a design-flow for Field Programmable Gate Arrays (FPGAs) from Part IB *ECAD and Architecture Practical Classes*.

During the development of this project, I acquired further knowledge from the materials covered in the following courses:

- High Performance Networking (Part III P51) Introduction to P4 and P4→NetFPGA;
- Principle of Communications (Part II) TCP flow control and congestion control. Design choices for scheduling and queue management algorithms for packet forwarding;
- \( \mathbb{B}T\_{E\!X}\) and \( MATLAB \) (Part II) Typesetting the project proposal and dissertation.

In terms of familiarity, I had no prior experience with P4 and Tcl programming language, the NetFPGA platform and the P4→NetFPGA workflow, and little experience in Verilog from the similar language SystemVerilog learnt in Part IB *ECAD and Architecture Practical Classes*. Therefore, I had to spent some time learning the languages and the workflow. I had some prior experience in Python and Git from various projects and internships.

The NetFPGA platform provides an infrastructure for the project, and some reference codes. I used from this infrastructure the existing interfaces, DMA, and most of the HDL modules and externs, modifying some of them where appropriate, and wrote my own P4 code for the core functionalities of the design. This means that all the P4 code and the Python tests were written from scratch, while the code for the additional HDL modules and externs in Verilog, as well as the project wrappers in Tcl, are modified to suit the required functionalities from some of the current modules in the existing infrastructure.

# 2.3 Requirements Analysis

This project has one software deliverable—an implementation for a programmable switch that will retransmit a packet when it receives the third DUP ACK from the receiver—which includes codes for the following: data plane, control plane, simulation environment and test environment.

Below is a list of requirements and extensions for the deliverable, prioritised using MoSCoW criteria [16]:

#### Must have

- Have an implementation of the switch's functionalities in P4.
- The implementation works correctly in an SDNet simulation (block level simulation).
- The implementation works correctly in a SUME simulation (chip level simulation).
- The implementation works correctly in a hardware simulation.
- A performance evaluation of the design.

#### Should have

- The switch will send a notification to the source if the retransmit fails.
- A performance evaluation in comparison to existing TCP fast retransmit mechanism.

#### Could have

- The design will support more than a single flow, and support the configuration of flows to monitor.
- The design will support different packet sizes.
- The design has the ability to adaptively add or remove flows to monitor.

#### Won't have

• The implementation will not be simulated using network simulators such as ns2 or omnet++.

## 2.4 The P4 Language

P4 (Programming Protocol-independent Packet Processors) has become the *de facto* standard language for describing how network packets should be processed, and is becoming widely used by many developers in conjunction with SDN control planes. This section gives a brief overview of the P4 programming language with the aim to provide sufficient basis to understand the project.


Most targets, if not all, implement both a control plane and a data plane. P4 is designed to specify only the data plane functionality of the target. P4 programs also partially define the interface by which the control plane and the data plane communicate, but P4 itself cannot be used to describe the control plane functionality of the target. Thus, in the remaining of this dissertation, when we refer to P4 as "programming a target", we mean "programming the data plane of a target". Figure 2.1 describes the canonical process of programming a P4 target. The vendor of a packet processing device provides three components to the user:

- The packet processing target device.
- A P4 architecture model to expose the programmable features of the target to the programmer.
- A compiler to map the user's P4 program into a target-specific configuration binary file which is used to tell the target how it should be configured to process packets.

The programmer will write a P4 program to instantiate the architecture model, by filling its programmable components. The programmer also provides control software (i.e. a control plane) which is responsible for controlling the packet processing device at run time.

In order to make the devices "protocol-independent", i.e. without built-in implementations of specific protocols, P4 allows us to define the format of all protocol headers that we want the device to handle using the header keyword. Here is an example that shows the definition of the Ethernet header in the project. The IPv4 and TCP headers are defined similarly. Note that typedef statements can also be used to make the code more readable.

```
typedef bit <48> EthAddr_t;
header Ethernet_h {
  EthAddr_t dstAddr;
  EthAddr_t srcAddr;
  bit<16> etherType;
```





Copyright © 2019 - P4.org

Figure 2.1: The process of programming a P4 target. Source: P4.org – Copyright © 2019.

```
header IPv4_h {
   bit<4> version;
   ...
}
header TCP_h {
   bit<16> srcPort;
   ...
}
struct Parsed_packet {
   Ethernet_h ethernet;
   IPv4_h ip;
   TCP_h tcp;
}
```


This makes P4-programmable switch differ from a traditional switch in two fundamental ways:

- The data plane functionality is defined by the P4 programmer, rather than by the manufacturer of the switch. The data plane is configured at initialisation time to implement the functionality described by the P4 program and has no built-in knowledge of existing network protocols.
- The set of tables and other objects in the data plane are no longer fixed, but defined by the P4 program. The P4 compiler then generates the API that the control plane uses to communicate with the data plane, using the same channels as in a fixed-function device.

In this project, we will be using the SDNet compiler ("the compiler"), the NetFPGA

SUME board ("the target device"), and the SimpleSumeSwitch architecture of the P4→NetFPGA workflow ("the architecture model"), all of which will be described in more detail in the next three sections.

#### 2.5 The Xilinx SDNet



**Figure 2.2:** The Xilinx SDNet compilation flow. P4 programs are first translated into a PX program, which is then compiled into a Verilog module using the SDNet flow. SDNet also produces a verification environment.

The Xilinx SDNet compiler is the centerpiece of the P4→NetFPGA workflow. It is the Xilinx SDNet original design environment for an internally-created packet processing language called PX [17], with a P4 to PX translator. Figure 2.2 depicts the process of compiling P4 programs that target the SimpleSumeSwitch architecture using SDNet. The front end translator maps P4 programs into corresponding PX programs and also produces a JSON file with information about the design that is required by the runtime control software. The PX program is passed, along with configuration parameters, into SDNet which then produces an HDL module that implements the user's P4 program, and has standard AXI-Stream packet interfaces and an AXI-Lite control interface. SDNet generated designs can be configured to process packets at line rates between 1 and 400 Gb/s, hence is able to easily handle the aggregate 40G rate in the SUME reference switch design. SDNet also produces a SystemVerilog simulation testbench, C

drivers to configure the PX tables, and an optional C++ model of the PX program to be used for debugging purposes.

#### 2.6 The NetFPGA Platform




Figure 2.3: Block diagram of the NetFPGA reference design.

The NetFPGA (Networked FPGA) project is a teaching and research tool designed to allow packets to be processed at line-rate in programmable hardware. It consists of four components: boards, tools and reference designs, a community of developers and contributed projects. The SUME board that was used in this project, which has I/O capabilities for 100 Gb/s operation such as NIC, multiport switch, firewall, or test/measurement environment, is the latest product in the NetFPGA hardware family.


Figure 2.3 depicts a block diagram of the canonical NetFPGA reference design which is used for switches, NICs, and IPv4 routers. It consists of four 10G SFP+ input/output ports along with one DMA interface for the CPU path. The NetFPGA data path consists of three main components: Input Arbiter, Output Port Lookup, and Output Queues. The Input Arbiter admits packets from the ports into the data path, towards the Output Port Lookup Module, where the main packet processing occurs and an output port is selected. The Output Queues buffer packets while they wait to be sent to the outputs. The core data path uses a 256-bit wide bus and runs sufficiently fast at 200 MHz to support an aggregate of 40 Gb/s from all four SFP+ ports.

The limitation of this platform is that it requires a substantial knowledge in both

hardware design and networking, with programs written in Verilog or VHDL. To overcome this, the P4→NetFPGA workflow was created to make it much easier to process packets in hardware and prototype new systems without being bogged down in hardware development.

#### 2.7 The P4→NetFPGA Workflow

Figure 2.4 outlines the automated P4→NetFPGA workflow [18]. We first write a P4 program which is compiled (by Xilinx P4-SDNet) into an HDL instance of the SimpleSumeSwitch architecture. The SimpleSumeSwitch module is then automatically integrated into the NetFPGA reference switch design by replacing the default Output Port Lookup module.



**Figure 2.4:** The automated P4→NetFPGA compilation flow. P4 programs are compiled into an HDL instance of the SimpleSumeSwitch architecture, which is then used to replace the Output Port Lookup module in the NetFPGA Reference Switch Design.

The SimpleSumeSwitch is the P4 architecture that is currently defined for the NetFPGA SUME board. The architecture consists of a single parser, a single match-action pipeline, and a single deparser, as shown in Figure 2.5.


The SimpleSumeSwitch's sume\_metadata bus is defined as follows:

```
struct sume_metadata_t {
  bit<16> dma_q_size;
                          // measured in 32-byte words
  bit<16> nf3_q_size;
                          // measured in 32-byte words
  bit<16> nf2_q_size;
                          // measured in 32-byte words
  bit<16> nf1_q_size;
                          // measured in 32-byte words
  bit<16> nf0_q_size;
                          // measured in 32-byte words
  bit<8> send_dig_to_cpu; // send digest_data to CPU
  port_t dst_port;
                          // one-hot encoded (see below)
                          // one-hot encoded (see below)
  port_t src_port;
                          // (bytes) unsigned int
  bit<16> pkt_len;
```

}

where the format of the dst\_port and src\_port fields is:

and the functionality of each field is described by Table 2.1.



**Figure 2.5:** Block diagram of the SimpleSumeSwitch P4 architecture used within the P4→NetFPGA workflow. Source: P4→NetFPGA Home Wiki.

Field Name	Size (bits)	Description
pkt_len	16	Size of the packet in bytes (not including the Ethernet
		preamble or FCS)
src_port	8	Port on which the packet arrived (one-hot encoded)
dst_port	8	Set by the P4 program – which port(s) the packet should
		be sent out of (one-hot encoded)
send_dig_to_cpu	8	Set the least significant bit of this field to send the
		digest_data to the CPU
*_q_size	16	Size of each output queue at P4 processing start time,
		measured in 32-byte words

Table 2.1: Description of the SimpleSumeSwitch sume\_metadata fields.

The format of the digest\_data bus is defined by the P4 programmer. The digest\_data and the sume\_metadata together form to the tuser bus in the SUME reference switch design.

The format of the user\_metadata is also defined by the P4 programmer. It can be used to pass any additional information from the parser to the M/A pipeline and from the M/A pipeline to the deparser. The in/out control signals are used to add/removed entries from tables and read/write control registers.

The SimpleSumeSwitch is a good architecture because it is simple and easy to understand, yet remains flexible enough to allow developers to implement a variety of different networking protocols and algorithms. Its flexibility also means that it could be extended or completely replaced by writing a new architectural model. For this project, I will modify the NetFPGA Reference Switch Pipeline to include a Cache Queue that will buffer packets. The customised architecture will be explained in more detail in §3.2.

To sum up, the P4→NetFPGA workflow includes the following steps:

- (1) Write P4 program.
- (2) Implement custom extern modules, if any.
- (3) Write Python scripts to generate test data for SDNet simulations.
- (4) Run HDL simulations.
- (5) Build bitstream for FPGA.
- (6) Test the design on hardware.

## 2.8 Project Workflow

## 2.8.1 Preparation Stage

The preparation stage happened in the first three weeks of the project. I spent the first week revisiting the basics of TCP and learning in depth its fast retransmit and recovery mechanisms. In the next two weeks, I learned the P4 language, set up the development environment and learned the P4 $\rightarrow$ NetFPGA workflow.

The P4 Language Consortium [10] provides a set of exercises to get me started. I completed their tutorial<sup>7</sup>, from which I learned the language basics such as basic forwarding and basic tunnelling. I also learned to use P4 tables and actions to implement advanced behaviour such as source routing and load balancing.

Most of the time spent in setting up the NetFPGA environment went into getting approval for access to the live development repositories, including the P4→NetFPGA and the NetFPGA-SUME codebase, and various licenses and tools necessary to use the P4→NetFPGA toolchain (Xilinx P4-SDNet and Vivado Design Suite). Where

<sup>&</sup>lt;sup>7</sup>https://github.com/p4lang/tutorials

#### 2.8. PROJECT WORKFLOW

appropriate, the licenses are quoted at the beginning of the file. The NetFPGA SUME board was already installed and configured, and is connected to a machine with the appropriate system requirements and dependencies located in the Computer Laboratory. To access the board from my personal device, I set up a Virtual Private Network (VPN) and ssh to the machine.

Finally, I learned the P4→NetFPGA workflow through a series of exercises, provided by the NetFPGA Github Organisation<sup>8</sup>. The workflow provides a template for a general P4 program following the SimpleSumeSwitch architecture model, from which I will start to write my implementation, as stated in §2.2. The main challenge of this part is learning Verilog and Tcl in a short amount of time.

#### 2.8.2 Implementation Stage

Following the preparation stage, the implementation stage of this project will take an iterative approach, as illustrated by the workflow in Figure 2.6. After laying out the requirements and designing the architecture, I will start to write the implementation in P4 and test it by running an SDNet simulation, which is written in Python. Then, I will code the HDL modules and configure the system, which is followed by a SUME simulation. The next step will then be compiling the entire design into bitstream for FPGA programming and testing it in hardware, including a static timing analysis. All the steps are iterative: a code review is conducted after each "Coding" step and the outcome of each simulation step provides feedback for refining and improving the design in the next iteration. Finally, when the implementation passes all the tests, I will begin to evaluate its performance.

In order to fulfil the requirements analysis, I follow the *spiral development model* [19] with an iteration count equal to the number of major functionalities to add. This allows for continual implementation, testing and integration of the different functionalities.

#### 2.8.3 Risk Analysis


The P4→NetFPGA workflow is a complex platform that required the knowledge of a multitude of languages, with limited documentation [20] and community support [21]. A potential risk for the project was the difficulty of being sufficiently proficient with the platform to modify its core components and hence the inability to implement the design. Complete failure to do so was unlikely, but it could have consumed a significant

<sup>8</sup>https://github.com/NetFPGA

amount of development time. As suggested by the spiral development model [19], this high-risk part was scheduled early and some "catch-up" time was allocated in the project timetable in case it caused significant delays.

#### 2.8.4 Backup Plan

Throughout the project development, I made sure to follow good backup procedure by keeping local daily backups of my project using Time Machine for macOS. This provides recent history through incremental backups. I ensured additional remote storage by backing up with Microsoft OneDrive and Git, which also provided version control.



**Figure 2.6:** Block diagram showing the workflow of the implementation stage. Dotted arrows represent a revision of previous steps, possibly with adjustments/refinements, in an iterative approach. Where appropriate, the programming language involved is stated. Passing all the steps in red box indicates the design meeting the requirements.

# Chapter 3

# Implementation

This chapter discusses in detail the design and implementation of the functionalities of the programmable switch. First, I give the overview of the project repository and the design architecture. Then, I move on to describe the P4 implementation of the core logic of the switch. Lastly, I explain the hardware implementation from P4 program to the actual programmable switch.

# 3.1 Repository Overview




Figure 3.1: The tree structure of the main project repository.

The project repository (Figure 3.1) comprises four main folders:

- **contrib-projects**: contains the reference switch pipeline, the core logic of the switch in P4 and the testing scripts.
- docs: contains design documentations and user-guides.
- lib: contains custom and reference IP Cores and software libraries.
- tools: contains scripts for automations: running simulations, etc.

The including contrib-projects and lib which contain the implementation of the design:

```
contrib-projects
simple_sume_switch
hw
hdl
```

```
DESIGN ARCHITECTURE
             nf_datapath.v*
        test
          sim switch default
            _{
m run.py*}
     src
        tcp retransmit.p4*
        commands.txt*
     testdata
        gen_testdata.py*
        digest data.py*
        sss sdnet tuples.py*
     templates
        externs
         _<externs_type>
            hdl
              __<externs_type>_template.v*
The lib folder
  lib
   L hw
        contrib
           __sss_cache_queues_v1_0_0*
        std
        __cores
           __output_arbiter_v1_0_0*
```

# 3.2 Design Architecture

Following the preparation stage, the first objective is to design the architecture of the switch. The P4 program will then follow the architecture to implement the core logic, making adjustments to the design where necessary.

#### 3.2.1 Network Level


To mitigate last-hop drops that are not caused by congestion, the switch will embed the TCP fast retransmit mechanism and will be located in the Top of Rack (ToR) switch (one hop away from the receiver) and not the spine switch (in the core of the network), as illustrated in Figure 3.2. Since the switch is programmable, it will be configured to buffer only packets from latency-sensitive high priority applications, identified by their flow ID, while transmitting other packets normally. This design avoids introducing unnecessary buffering of packets of other flows which is the cause of bufferbloat.

#### 3.2.2 System Level

The initial design uses a hash table to map flow ID to another hash table with the packet sequence number as the key and the packet itself as the value. The flowchart showing the buffering logic of this design is given in Figure 3.3.

However, this design did not work due to the limitations of SDNet and the Simple-SumeSwitch architecture of the NetFPGA platform. The SimpleSumeSwitch architecture only supports programmable packet processing, i.e. operations on packet headers only. This means that the P4 program would not be able to access the packet payload to store it in the second hash table (indicated by the red block in Figure 3.3). Hence, this design cannot be fully expressed in P4 alone.

After careful study of the initial design and the limitations of the platform, I decided to add an additional HDL module that follows the SimpleSumeSwitch module in the original NetFPGA reference switch pipeline (Figure 3.4). The additional module is called the *Cache Queue* and it will buffer packets to be retransmitted. This addresses the issue of P4 programs being unable to access the packet payload. Our reference switch pipeline will now look like Figure 3.5. In this new pipeline, when a packet exits the SimpleSumeSwitch module, it will be duplicated and buffered in both the output queue and the cache queue. While the output queue sends the packet to the output ports as soon as it can, the cache queue will hold on to the packet. Once there is a "signal" from another packet, the cache queue will drop or send the packet to the output accordingly. The role of the Output Arbiter is similar to that of the Input Arbiter—merging multiple input streams into one output stream—albeit having different names. Section 3.4 will explain the implementations of both the Cache Queue and the Output Arbiter in more detail.



**Figure 3.2:** The network-level view of the programmable switch. It will be located at the last hop before the receiver, and only performs the fast retransmit on packets from latency-sensitive applications, which are identified by their flow ID.




Figure 3.3: Flowchart shows the packet buffering logic of the initial design.





Figure 3.4: Block diagram of the original NetFPGA reference switch design.

# 3.3 P4 Implementation

#### 3.3.1 The Parser

Parsers are functions that are responsible for extracting headers out of an incoming packet, written in a state machine style. We can declare a parser with the following



**Figure 3.5:** Block diagram of the modified reference switch pipeline. Packets are duplicated after the SimpleSumeSwitch module and being buffered in the Cache Queue. Red blocks represent additional modules. Blue blocks represent modules from the reference switch design that are modified.

code sequence:

where <code>@Xilinx\_MaxPacketRegion</code> is Xilinx P4-SDNet's additional annotation for parser/deparser that declares the largest packet size (in bits) the parser/deparser needs to support.

Figure 3.6 illustrates the general structure of a parser state machine, which includes three predefined states:

- start the start state.
- accept indicating successful parsing.





Figure 3.6: The general state machine structure of a parser.

• reject - indicating a parsing failure.

and other internal states that may be defined by the user. Parsers always start in the start state, execute one or more statements, then make a transition to the next state until reaching either the accept or reject states, which are distinct from the user-defined states and are logically outside of the parser.



**Figure 3.7:** The state machine of the design.

An architecture must specify the behaviour when the accept and reject states are reached. For example, an architecture may specify that all packets reaching the reject state are dropped without further processing. Alternatively, it may specify that

such packets are passed to the next block after the parser, with intrinsic metadata indicating that the parser reached the reject state, along with the error recorded. The SimpleSumeSwitch architecture users the SDNet which does not support reject. Hence, the reject state is manually defined and implemented to drop all packets without further processing.

Figure 3.7 describes the state machine structure of our parser, which includes a start state (Figure 3.8) and two additional user-defined states parse ipv4 (Figure 3.9) and parse tcp (Figure 3.10). The P4 select statement is used to branch in a parser. It is similar to case statement in C or Java, but without "fall-through behaviour"—i.e., break statements are not needed. Here, our parser first uses the packet in object's extract method to fill out the fields of the Ethernet header. It also initialises the values of the user metadata's field digest data's fields to 0. It then transitions to either the parse ipv4 state or the reject state based on the value of the Ethernet header's etherType field. In the parse\_ipv4 state, the parser extracts the packet's IPv4 header, looks at its protocol field and transitions to the parse tcp state only if it is TCP\_TYPE which is defined to be 6. Otherwise, the packet is rejected. Finally, in the parse tcp state, the parser simply extracts the TCP header and then transitions to the accept state, where the packet will be passed to the match-action pipeline. A parse ethernet state could be defined similarly to parse ipv4 and parse tcp, but I decided to include the parsing of the Ethernet header within the start state, together with initialising the metadata, for simplicity.

```
state start {
  b.extract(p.ethernet);
  user_metadata.unused = 0;
  digest_data.unused = 0;
  digest_data.flow_id = 0;
  digest_data.tuser = 0;
  transition select(p.ethernet.etherType) {
    IPV4_TYPE: parse_ipv4;
    default: reject;
  }
}
```

**Figure 3.8:** The definition of start state.

```
state parse_ipv4 {
  b.extract(p.ip);
  transition select(p.ip.protocol) {
    TCP_TYPE: parse_tcp;
    default: reject;
  }
}
state parse_tcp {
    b.extract(p.tcp);
    transition accept;
}
```

Figure 3.9: The definition of parse\_ipv4 Figure 3.10: The definition of parse\_tcp state.

#### 3.3.2 The Match-Action Pipeline

A match-action pipeline is a control block where the match-action packet processing logic is implemented. A match-action pipeline uses tables, actions, and imperative code (indicated by the **control** keyword) to manipulate input headers and metadata. This match-action processing model was originally introduced as the core around which the OpenFlow model for SDN was built []. Our match-action pipeline can be defined by the following code sequence:

This pipeline receives four inputs: the parsed packet p, the SUME metadata, the digest data and the user metadata. The direction inout indicates that the parameters are both an input and an output. Thus, their values, including the fields in the headers of packet p, can be modified. Nonetheless, the user metadata was not used in this design.




Figure 3.11: A packet processing program describing a simple L2/L3 IPv4 switch.

When we defines a match-action table (using the P4 table keyword), we declare various properties such as the header and/or metadata field(s) to match upon, the type of match to be performed, a list of all possible actions that can be invoked, the number of entries to allocate for the table, and a default action to invoke if no match is found. A table entry contains a specific key to match on, a single action to invoke when the entry produces a match, and any data to provide to the action when it is invoked. Table entries are populated at runtime by the control plane software.

Figure 3.11 illustrates the control flow program acting on a packet going through our match-action pipeline, which comprises two match-action tables: forward and retransmit. The first table uses the Ethernet destination address to determine the output port for the next hop. If this lookup fails, the packet is dropped (by

Table 3.1: Entries for the forward table.

Key	Action	Action Data
08:11:11:11:08	set_output_port	0b00000001
08:22:22:22:08	set_output_port	0b00000100
08:33:33:33:08	set_output_port	0b00010000
08:44:44:44:08	set_output_port	0b01000000
ff:ff:ff:ff:ff	set_output_port	0b01010101

Table 3.2: Entries for the retransmit table.

Key	Action	Action Data
792281630049477301766976897099	NoAction	

assigning sume\_metadata.dst\_port to 0). The second table checks the computed digest\_data.flow\_id: if it matches our flow of interest, the packet will be monitored to assist the fast retransmit of TCP congestion control. Otherwise, the packet will just be sent normally. A packet will be modified by a series of actions: set\_output\_port sets the output port on the SUME board for packets whose Ethernet destination address matches what was defined in the first table, and compute\_flow\_id computes the flow number of the packet for the second table to look up. cache\_write, cache\_read and cache\_drop modify digest\_data.tuser to signal the cache queue to cache, retransmit and drop the packet at the head of the queue respectively.

In summary, the switch will perform the following tasks in the SSS module:

- Receive and parse packet from the sender.
- Look up the Ethernet destination address to determine the output port. Drop on a miss.
- Compute the flow number of the packet.
- Look up the flow number of the packet to determine if it should be monitored. Send normally on a miss.
- Set digest\_data.tuser and/or set the ACK flag in the TCP header appropriately.
- Construct the final packet and send it to the receiver.

#### 3.3.3 The Extern Functions

P4 extern functions, or externs, are platform-specific functions that are not described in the core P4 language—a kind of "black boxes" for P4 programs. Extern functions are implemented in HDL and the P4 program just sees the inputs and outputs, as parameters and results. There are two types of extern functions: stateless (reinitialised for each packet) and stateful (keeping states between packets). The stateful atomic externs are inspired by the Domino atoms [22]. P4→NetFPGA provides a set of commonly-used extern functions, shown in Table 3.3, in the templates folder.

Stateful Atomic Extern Functions		
Name	Description	
RW	Read or write state	
RAW	Read, add to, or overwrite state	
PRAW	Either perform RAW or do not perform RAW based on predicate	
ifElseRAW	Two RAWs, one each for when a predicate is true or false	
Sub	IfElseRAW with stateful subtraction capability	
Stateless Extern Functions		
Name	Description	
IP Checksum	Given an IP header, compute the IP checksum	
LRC	Longitudinal redundancy check, simple hash function	
timestamp	Generate timestamp (measured in clock cycles, granularity of 5ns)	

**Table 3.3:** The P4→NetFPGA extern functions library.

An extern function can be declared using the syntax

```
extern void <name>_<extern_type>(in T1 data1,in T2 data2,...,out D result);
```

The following code sequence shows an example of declaring a simple longitudinal redundancy check hash extern:

```
@Xilinx_MaxLatency(1)
@Xilinx_ControlWidth(0)
extern void hash_lrc(in T in_data, out D result);
```

where <code>@Xilinx\_MaxLatency</code> and <code>@Xilinx\_ControlWidth</code> are Xilinx P4-SDNet's additional annotations to allow P4 programmer to specify the number of clock cycles to complete the extern operation, and the width of the address space allocated to this register respectively. The control width should always be equal to the width of the index field so that the control plane can access all register entries.

For this design, I defined the following new externs based on the available externs template provided by  $P4\rightarrow NetFPGA$ :

• hash 1rc: a simple hash function that splits the input data into multiple words

and XOR each word together to obtain the result. The hash result is used to index into the registers.

- seq\_no\_reg\_praw: stores the latest sequence number from the sender. This is updated when a new packet is received from the sender.
- latest\_ack\_no\_reg\_praw: stores the latest acknowledgement number from the receiver. This is updated when a new ACK packet is received from the receiver.
- pkts\_cached\_cnt\_reg\_raw: stores the number of packets that the cache queue is buffering. This is updated when a new packet is buffered to, or when some packets are dropped or read from the cache queue.
- ack\_cnt\_reg\_praw: stores the number of duplicate acknowledgements. This is updated when the switch received a duplicate acknowledgement, that is p.tcp.ackNo == latest\_ack\_no. When the value of the counter reaches 2, the third duplicate acknowledgement will trigger the retransmission.
- retransmit\_cnt\_reg\_ifElseRaw: stores the number of retransmission of the DUP ACK packet. Once a retransmission occurs, this counter will be set to 1. Subsequent DUP ACK packet will be sent back to the sender since the switch would now assume that the reason for packet loss is not due to a momentary failure, but rather to true congestion or inability to sustain the data rate.

An important feature of P4→NetFPGA externs is that to guarantee consistency between successive packets, stateful operations cannot be pipelined; each performs an atomic read-modify-write operation per packet. In other words, each stateful atom can only be accessed *one* time in the P4 code. Multiple calls to the extern function will generate multiple instances of the atom, thus giving unexpected results. This complicates my design since intuitively, we would usually require two operations to perform the logic. For instance, one needs to first perform a *read* operation from the register to get the latest sequence number stored to determine if this packet is a new packet. If it is indeed a new packet, one then needs to perform a "write" operation to update the value of the latest sequence number stored.

## 3.3.4 The Departer

The inverse of parsing is deparsing, or packet assembly, where the outgoing packet is constructed by reassembling the packet headers as computed by the pipeline onto an outgoing packet byte stream. P4 does not provide a separate language for packet deparsing; deparsing is done in a **control** block that has at least one parameter of type

packet\_out because it only involves sequential logic as used for actions. The advantage of this approach is that it makes departing explicit, but decouples it from parsing.

A header is added to the packet using the packet\_out object's emit method. The following code block, which implements the departer of the switch, first writes an Ethernet header, followed by an IPv4 header, and then a TCP header into a packet\_out. Since emitting a header appends the header to the packet\_out only if the header is valid, P4 first checks the validity of the headers before serialising them.

# 3.4 Hardware Implementation

#### 3.4.1 The Cache Queue

The cache queue has the basic functionalities similar to those of the output queue of the NetFPGA reference switch design (see Figure 3.4): buffer packets from the SimpleSumeSwitch module while they wait to be sent to the output ports. However, since the role of the cache queue is to buffer packets to retransmit, we want to be able to signal to the cache queue when to buffer a packet, when to drop a packet, when to read a packet and how many packets to drop. This is done by using the metadata of the packet. More specifically, recall from section 2.7 that the P4 programmer can define the format of the digest\_data bus. The only constraint is that it must be defined to be 256 bits wide. Thus, to implement the signalling functiont to the cache queue, it is configured it as follows:

```
struct digest_data_t {
  bit<72> unused;
  bit<104> flow_id;
  bit<80> tuser;
}
```

The digest\_data bus is then trimmed to the first 80 bits, and together with the sume\_metadata bus form the tuser signal. The format of the tuser signal and the

digest\_data field are shown in Table 3.4 and 3.5.

**Bits** Name Comments Unsigned int [15:0]pkt len One-hot encoded: {DMA, NF3, DMA, NF2, DMA, [23:16]src\_port NF1, DMA, NF0} One-hot encoded: {DMA, NF3, DMA, NF2, DMA, [31:24]dst\_port NF1, DMA, NF0} [39:32]Only bit 32 is used drop Only bit 40 is used |47:40|send\_dig\_to\_cpu The first 80 bit of the digest data bus from the [127:48]digest data SimpleSumeSwitch module

Table 3.4: Format of the tuser signal.

Table 3.5: Format of the digest\_data field.

Bits	Name	Comments
[55:48]	cache_write	Encoded: {0, 0, 0, DMA, NF3, NF2, NF1, NF0}
[63:56]	cache_read	Encoded: {0, 0, 0, DMA, NF3, NF2, NF1, NF0}
[71:64]	cache_drop	Encoded: {0, 0, 0, DMA, NF3, NF2, NF1, NF0}
[79:72]	cache_count	Number of packets to read or drop
[127:80]	unused	-

NOTE: where should I explain what the tuser signal is? Also, should I explain the whole input and output, master and slave to each of the module and where should I explain that (if necessary)? And also the AXI components?

# 3.4.2 The Output Arbiter

The NetFPGA reference switch design also comes with an input arbiter (see Figure 3.4) whose function is to merge multiple input streams into one output stream. All input interfaces share the same bandwidth (and therefore width) as the output stream to ensure that maximum throughput can be achieved. For our architecture (see Figure 3.5), since we have two queues—the output queue and the cache queue—we would require an "output" arbiter for each of the five output ports.

The only difference between the output arbiter and the input arbiter is the number of input streams: the input arbiter has 5 input streams from 5 RX queues while the output arbiter has only 2 input streams from the output queue and the cache queue. Thus, I duplicated the implementation of the input arbiter in the NetFPGA reference switch design and removed the extra 3 slave stream ports and changed the appropriate variables and wires to match the number of input streams.

#### 3.4.3 The Reference Switch Design

The nf\_datapath.v Verilog file describes the hardware structure of the reference switch design. It specifies the logical circuit of the design that allows for the automated analysis and simulation. I modified the NetFPGA reference switch design by adding the cache queue and the output arbiter HDL modules and wiring the inputs and outputs of each module accordingly. The wiring process is tedious, due to the large number of inputs and outputs of each module.

#### 3.4.4 IP Core Generation

IP cores are stand-alone HDL modules. They are configurable and reusable.

# Chapter 4

# **Evaluation**

This chapter assesses the functionality of my implementation in simulation and in hardware with regard to the initial requirements. I then evaluate the performance of my design. Finally, I compare its performance to existing TCP fast retransmit mechanism.

The objective of this chapter is to review Unbuckle's success at meeting the original project success criteria and at delivering benefits over state-of-the-art key-value stores. Hence, I begin by discussing the original project success criteria and how Unbuckle meets (and exceeds) them. Then, I briefly discuss the testing strategies applied. An extensive quantitative evaluation to assess the performance impact of various optimisations is carried out. Finally, I compare the user-space and kernel versions of Unbuckle, and show that it outperforms contemporary optimised commercial key- value stores. Comparisons against research systems are also made, where I find Unbuckle is competitive.

#### 4.1 Simulation Environment

It is generally easier to debug program behaviour in simulation than in hardware, and the purpose of the simulation environment is exactly that. For this purpose, the P4→NetFPGA workflow provides a simulation environment with automated test benches. To run a simulation, we will provide the corresponding test bench with the testing scripts. We will modify the following files:

- commands.txt contains the set of commands to add entries to the match-action tables that we have defined in our P4 program (see Table ??). These entries will be automatically added to the P4 tables at the start of each simulation.
- gen\_testdata.py generates test packets (& metadata), along with the corresponding expected output packets and metadata.
- run.py reads the test packets generated by the gen\_testdata.py script and applies the packets to the SUME interfaces.

The gen\_testdata.py template provided by the P4→NetFPGA workflow has two functions—applyPkt() and expPkt()—which allow us to specify input packets and expected output packets respectively. I wrote the digest\_data.py module and use Python scapy module to generate the metadata and test packets. The following code sequence shows an example of how to create and send a test packet, and specify the expected packet. We create the test packet using scapy's Ether, IP and TCP classes, stacking the layer using the / operator and pad it to 64 bytes using pad\_pkt() method. Then, applyPkt() will "send" the packet to the SimpleSumeSwitch module. Now, we need to specify how we would expect the output packet. We create two variables, flow\_id and actions, to represent the value of the flow number and the tuser bus of the output packet. Finally, we use expPkt() to put the packet into a list of "expect" packets.

```
from scapy.all import *
from digest_data import *
MAC_src = "08:11:11:11:11:08"
                               # nf0
MAC_dst = "08:22:22:22:08" # nf1
sport = 55
dport = 75
\bar{IP}_{src} = "10.0.0.1"
IP_{dst} = "10.0.0.2"
pkt = (
 Ether(src=MAC_src, dst=MAC_dst)
  / IP(src=IP_src, dst=IP_dst)
  / TCP(sport=sport, dport=dport, flags="S", seq=1)
                               # create the packet using scapy Ether, IP and TCP classes
pkt = pad_pkt(pkt, 64)
                               # pad the packet to 64 bytes
applyPkt(pkt, "nf0", 0)
                               # send from port 0
# compute the flow number
flow_id = compute_flow_number(IP1_src, IP1_dst, 6, sport, dport)
# write to port 1 of cache_queue
actions = compute_tuser(0, 0, 0, tuser_map["nf1"])
# expect from port 1 of output_queue
expPkt(pkt, "nf1", drop=False, flow_id=flow_id, tuser=actions)
```

Once the packets and metadata have been produced, we run two stages of simulation: SDNet simulation and SUME simulation.

#### 4.1.1 SDNet Simulation

The SDNet simulation will compile the P4 code and simulate its behaviour. It is done by running the test bench produced by the SDNet compiler. This will first compile the code. After successful compilation, it then "send" the user defined input packets and metadata to the SimpleSumeSwitch HDL module and compare the outputs with the

expected outputs.

To simulate the behaviour of our switch under different scenarios, I wrote five test cases which I will now discuss the goal and the description of the test case, and present the output. For the purpose of the simulation, our flow of interest will be from MAC address 08:11:11:11:08, IP address 10.0.0.1 and port 55 to MAC address 08:22:22:22:20:08, IP address 10.0.0.2 and port 75.

NOTE: Show snapshots of the wave windows with arrows pointing to different important indications. I have not finished this. I will take snapshots of relevant part and put here. Would you prefer writing the test case in prose or in bullet points

The first test case simulates the basic packet forwarding of the P4 program. We send one packet from port 0 to port 1 and expect to receive one packet coming out of port 1 of the SimpleSumeSwitch module. This packet should have:

- The digest\_data.flow\_id field computed to the binary representation of the flow number of the packet. Every packet that comes through the SimpleSumeSwitch module should have its flow number computed to decide whether it is the packet of the flow of interest.
- The digest\_data.tuser set to write the packet to the port 1 of the cache queue. Since this packet is of the flow of interest, we need to cache it to retransmit if necessary.

OR

Test #1: Basic packet forwarding of the SimpleSumeSwitch-architecture-based P4 program Goal: A packet coming through the SSS architecture will come out with the digest\_data modified. Description:

- Send 1 packet from port 0 to port 1.
- Expect 1 packet coming out of port 1 of the SSS with the digest\_data.flow\_id computed and matches the flow number of the original packet, and the digest\_data.tuser set to write the packet to the cache queue of port 1.

The second test case.

The third test case.

The fourth test case.

#### 4.2. HARDWARE TEST

The fifth test case.

#### 4.1.2 SUME simulation

Once the code passes the SDNet simulation (i.e. the actual outputs are the same as the expected outputs), the SUME simulation will install the SimpleSumeSwitch HDL module as a NetFPGA IP core and simulate the behaviour of the entire NetFPGA reference switch design. This simulation can also be done by running another test bench produced by the P4-SDNet toolchain. It uses the same stimuli and comparisons to verify that the SimpleSumeSwitch module was successfully integrated into our modified reference switch pipeline.

The same five test cases were used to simulate the switch behaviour in our reference design, with the output shows success. The only noticeable difference is in test case #4.

#### 4.2 Hardware Test

After all simulations indicate that the program is behaving correctly, the hardware test allows the design to be tested on the NetFPGA SUME board.

I built the FPGA bitstream and started testing the design on hardware.

## 4.3 Performance Evaluation

# 4.4 Comparison with TCP

# Chapter 5

# Conclusion

# 5.1 Accomplishments

Overall, the project achieved its aim of implementing and evaluating a programmable switch that is capable of assisting the fast retransmit process of TCP. The switch functionalities were evaluated in two different environments: a simulation environment and a hardware test.

With the benefit of hindsight, I would have implemented the architecture prior to starting the project and used it as the starting point. This would have enabled me to focus more on evaluating and give more time to explore useful extensions.

#### 5.2 Future Work

Many promising avenues for further improvement were not explored due to time constraints:

- Supporting multiple packet sizes. The current design only supports a single packet size, defined at configuration time. It would definitely be more useful if the design could support multiple packet sizes dynamically, without first specifying them.
- Supporting multiple flows. It would also be useful to have one programmable switch to serve different applications between the same sender and receiver. The current design only supports one single flow since it only has one cache queue. Adding more cache queues would require a more complicated mechanism to signal a specific cache queue.
- Dynamic configuration. The configurations of the flow and the packet size are currently pre-defined and embedded within the P4 code. A more flexible design

could allow the user to adaptively installing and removing flows to monitor, as well as to configure the flow.

#### **Closing Remarks**

This project has been a fascinating opportunity to explore the field of computer networking, especially high-performance networking, comprehend and appreciate the intricacy of TCP congestion control mechanism and the potential of data plane programmability. The project has achieved most of its goals and attempted to investigate and evaluate a modification to assist TCP fast retransmit algorithm, providing a starting point for future improvements. This project has also contributed to my personal development by improving my software engineering and technical writing skills.

# Bibliography

- [1] N. Zilberman, M. Grosvenor, D. A. Popescu, N. Manihatty-Bojan, G. Antichi, M. Wójcik, and A. W. Moore, "Where has my time gone?" in *International Conference on Passive and Active Network Measurement*. Springer, 2017, pp. 201–214.
- [2] Sapio, Amedeo, I. Abdelaziz, A. Aldilaijan, M. Canini, and P. Kalnis, "In-Network Computation is a Dumb Idea Whose Time Has Come," in *Proceedings of the 16th ACM Workshop on Hot Topics in Networks*. ACM, 2017, pp. 150–156.
- [3] H. T. Dang, P. Bressana, H. Wang, K. S. Lee, H. Weatherspoon, M. Canini, F. Pedone, N. Zilberman, and R. Soulé, "P4xos: Consensus as a Network Service," ser. Tech Report, May 2018. [Online]. Available: http://web.inf.usi.ch/file/pub/105/p4xos.pdf
- [4] X. Jin, X. Li, H. Zhang, R. Soulé, J. Lee, N. Foster, C. Kim, and I. Stoica, "NetCache: Balancing Key-Value Stores with Fast In-Network Caching," in Proceedings of the 26th Symposium on Operating Systems Principles, ser. SOSP '17. New York, NY, USA: ACM, 2017, pp. 121–136. [Online]. Available: http://doi.acm.org/10.1145/3132747.3132764
- [5] X. Jin, X. Li, H. Zhang, N. Foster, J. Lee, R. Soulé, C. Kim, and I. Stoica, "NetChain: Scale-Free Sub-RTT Coordination," in *Proceedings of the* 15th USENIX Symposium on Networked Systems Design and Implementation, ser. NSDI '15. Renton, WA, USA: ACM, 2018. [Online]. Available: https://www.usenix.org/system/files/conference/nsdi18/nsdi18-jin.pdf
- [6] E. Blanton, V. Paxson, and M. Allman, "TCP Congestion Control," RFC Editor, RFC 5681, September 2009. [Online]. Available: https://tools.ietf.org/html/rfc5681
- [7] Simon Jouet, "Programmable Data Plane The Next Step in SDN?" https://www.geant.org/Services/Connectivity\_and\_network/GTS/Documents/Simon%20Jouet%20-%20Programmable%20Dataplane.pdf.
- [8] P. Bosshart, D. Daly, G. Gibb, M. Izzard, N. McKeown, J. Rexford, C. Schlesinger, D. Talayco, A. Vahdat, G. Varghese et al., "P4: Programming protocol-independent packet processors," ACM SIGCOMM Computer Communication Review, vol. 44, no. 3, pp. 87–95, 2014.

- [9] "P4 language spec version 1.0.0-rc2." [Online]. Available: https://p4.org/p4-spec/docs/P4-16-v1.1.0-spec.html
- [10] "The P4 Language Consortium," https://p4.org/.
- [11] "Protocol Oblivious Forwarding (POF) Website." [Online]. Available: http://www.poforwarding.org/
- [12] H. Song, "Protocol-oblivious forwarding: Unleash the power of SDN through a future-proof forwarding plane," in *Proceedings of the second ACM SIGCOMM workshop on Hot topics in software defined networking.* ACM, 2013, pp. 127–132.
- [13] A. Sivaraman, C. Kim, R. Krishnamoorthy, A. Dixit, and M. Budiu, "Dc. p4: Programming the forwarding plane of a data-center switch," in *Proceedings of the 1st ACM SIGCOMM Symposium on Software Defined Networking Research*. ACM, 2015, p. 2.
- [14] N. Zilberman, Y. Audzevich, G. A. Covington, and A. W. Moore, "NetFPGA SUME: Toward 100 Gbps as Research Commodity," *IEEE micro*, vol. 34, no. 5, pp. 32–41, 2014.
- [15] Philippe Biondi, "Scapy," 2019. [Online]. Available: https://scapy.net/
- [16] Alan Blackwell, "Software and Interface Design," 2015, University of Cambridge Part IA CST course notes.
- [17] G. Brebner and W. Jiang, "High-speed packet processing using reconfigurable computing," in *IEEE Micro34-1*, 2014, pp. 8–18.
- [18] S. Ibanez, G. Brebner, N. McKeown, and N. Zilberman, "The P4→NetFPGA Workflow for Line-Rate Packet Processing," in Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, ser. FPGA '19. New York, NY, USA: ACM, 2019, pp. 1–9. [Online]. Available: http://doi.acm.org/10.1145/3289602.3293924
- [19] Ross Anderson, "Software Engineering," 2017, University of Cambridge Part IA CST course notes.
- [20] "NetFPGA/P4-NetFPGA-public Wiki Page," https://github.com/NetFPGA/P4-NetFPGA-public/wiki.
- [21] "NetFPGA SUME Beta List," https://lists.cam.ac.uk/mailman/listinfo/cl-netfpga-sume-beta.
- [22] A. Sivaraman, A. Cheung, M. Budiu, C. Kim, M. Alizadeh, H. Balakrishnan, G. Varghese, N. McKeown, and S. Licking, "Packet transactions: High-level

- programming for line-rate switches," in *Proceedings of the 2016 ACM SIGCOMM Conference*. ACM, 2016, pp. 15–28.
- [23] Jacob Leverich, "Mutilate: High-performance memcached load generator," https://github.com/leverich/mutilate.
- [24] "OSNT SUME Home," https://github.com/NetFPGA/OSNT-Public/wiki/OSNT-SUME-Home.