

LSI Design (fundamentals)

BF001

To learn behavior of MOS transistors and circuits is essential before starting LSI designs

Tsuneo Funabashi

tsuneo.funabashi.zc@renesas.com
1st Design & Development Support Department
(concurrent)
Technology Planning Department

thanh.tran.jz@renesas.com (add my email to your report today)

Renesas Electronics Corporation Technology Planning Div. Technology Development Unit

Rev. 5.7- RVC 00000-A

Contents

- 1. Introduction
- 2. Components in LSI
- 3. MOS Circuit Design

Guideline of this course

1. Intended audience

h/w and s/w engineers who have mastered science and engineering


2. Purpose of this course

- * to understand common sense (basic, but much information)
- * to fill knowledge gap between automated designs and actual device behavior

3. Recommendations

- * to memorize every information in this course is NOT necessary
- * but to recall it in your future design activities
- * the light symbol indicates the important slide

SoC Hierarchy



What is LSI design?


LSI design is intended to form semiconductor circuits on a silicon chip to meet growing market needs for performance and features within reasonable time frame and price range.

Design goals


- functional
- performance
- time-to-market
- profitable




Activities of Renesas (1)



Activities of Renesas (2)



LSI Development



Contents

- 1. Introduction
- 2. Components in LSI

Devices in LSI


Circuits in LSI

3. MOS Circuit Design

Devices Implemented in LSI


O MOS Transistor

Broadly used owing to the properties of high-speed, low-voltage, and high-integration.




O Bipolar Transistor

Used in RF and analog applications owing to its high-driveability.



O Other devices

Diode, resistors, capacitors etc.



MOS: Metal Oxide Semiconductor

Simplified Operations of semiconductors

MOS Transistor


"s" is eliminated: Vg, Vd, Id Vg = Vgs; Vd = Vds; Id = Ids



Switch

Vg >> 0 : ON $Vg \cong 0 : OFF$

Bipolar Transistor



Magnifier

Ic=hfe x Ib (hfe: constant)


Diode






Single Swinging Door

Passive Devices




Circuits configured in LSI





CMOS: Complementary MOS


Logic Circuit on Silicon Chip



Simplified Operation of Inverter







Contents


- 1. Introduction
- 2. Components in LSI
- 3. MOS Circuit Design
 - 3.1 MOS Physics
 - 3.2 MOS Operations
 - 3.3 Scaling
 - 3.4 Basic CMOS Logic Circuits

3.1 MOS Physics

- **► MOS Capacitor**
- **MOSFET**


These will be further lectured in BD002.

MOS Capacitor




^{*} actual metal or heavily doped polysilicon

Behavior of MOS Capacitor




MOSFET




Basic MOSFET structure

By applying voltage to Gate, charges are induced at the capacitor edge. These charges are pulled out by Drain.



Basic structure

to be used in BF001 for simplicity




magnified schematics

Advanced structure

to be explained in BD002


Channel and Parasitic Devices






Operation of N-channel MOSFET (1)

- Gate characteristics



Id= 0 (nearly)


Sub-threshold region (0≤Vg≤Vth)






Operation of N-channel MOSFET (2)

- Gate characteristics






When Vg<Vth, the electric current is called subthreshold current. This is one of the leakage currents.


Operation of N-channel MOSFET (3)


- Gate characteristics



Operation of N-channel MOSFET (4)


- Gate characteristics






Operation of N-channel MOSFET (5)


- Gate characteristics






Operation of N-channel MOSFET (6)

- Drain characteristics









Even if Vd>0, there is no current (except leakage) when Vg<Vth.

Operation of N-channel MOSFET (7)

- Drain characteristics







Apply Vg=Vg3, and watch what happens.

Operation of N-channel MOSFET (8)


- Drain characteristics






Operation of N-channel MOSFET (9)


- Drain characteristics






Operation of N-channel MOSFET (10)

- Drain characteristics









When Vd=Vg-Vth, it is called "pinch-off point". Vd=Vg-Vth is boundary of linear region & saturation region

BD002

Operation of N-channel MOSFET (11)


- Drain characteristics





After pinch-off, the current becomes constant. Electrons are attracted by drain field and flow through the depletion region.

Current characteristics of MOSFET (Summary)



Id: Drain current W:Channel width L: Channel length

Vth: Threshold voltage Cox: Gate capacitance

 $= \varepsilon * \varepsilon_0 / Tox$

Vg: Gate voltage

μ: Mobility of carrier ε: Relative permittivity

 ε_0 : Permittivity of vacuum Tox: Gate Oxide thickness

```
Linear region (0 \le Vd \le Vg-Vth)

Id = \mu Cox \frac{W}{L} \{ (Vg-Vth)Vd - \frac{1}{2}Vd^2 \} (parabolic)

Saturation region (Vd>Vg-Vth)

Id = \frac{W}{2L} \mu Cox (Vg-Vth)^2
```



Short Quiz

1/ What are two regions in the Ids-Vds curves, and what are their boundaries?

References

- Physics of Semiconductor Devices 2nd Edition by S.M.Sze,1981
- > Fundamentals of MODERN VLSI DEVICES by Y.Taur and T.H.Ning,1998

Let's take a 15-minutes BREAK

3.2 MOS Operations


Notations and Operations of MOS Transistors

	Notations			Operations
pMOS transistor	G O D		G D	When electric potential of gate (G) decreases* from potential level of source (S), current flows from source (S) to drain (D).
nMOS transistor	G- -S		G- S	When electric potential of gate (G) exceeds* that of potential level of source (S), current flows from drain (D) to source (S).

All three notations are commonly used.

^{*} Accurately, threshold voltages must be considered as biases.

Naming Convention




pMOS

Sometimes "s" is eliminated, such as Vg, Vd, Id, and Vb.


3.2 MOS Operations

- **▶nMOS Operation**
- >pMOS Operation
- >CMOS Structure

Operations of nMOS Transistor



<Characteristics of drain current >



<Formula of drain current>

$$\label{eq:lds} Ids = \left\{ \begin{array}{l} \beta n \{2Vds \cdot (Vgs - Vthn) - Vds^2\} \\ \text{(when } 0 \leq Vds \leq Vgs - Vthn) \\ \\ \beta n (Vgs - Vthn)^2 \\ \text{(when } Vds > Vgs - Vthn) \end{array} \right.$$


βn : proportionality coefficient
Vthn : threshold voltage (gate voltage required to switch ON transistor)

Relationship between threshold voltage and drain current (1)

Changing gate voltage with holding Ids= βn (Vgs-Vth)2 drain voltage constant <u>ds</u> 1.5**V** Gate V Source **Drain** Vth (extrapolation) n+ Gate voltage (Vgs) p-well <Characteristics of drain current> Log of Ids Drain current (Ids) Sub threshold leakage **current** exhibits exponential observation curve when Vgs changes below threshold voltage point (Vds=1.5v)(Vth) S (mV/dec) Gate voltage (Vgs) Drain voltage (Vds) 1.5 When Vthn varies, 'OFF state leakage current' also changes exponentially **OFF state leakage current**

Relationship between threshold voltage and drain current (2)

< Different transistor characteristics according to different Vth>






- ♦ Vth can be tuned during fabrication by ion implantation.
- ◆Transistor with lower Vth is?

Vth, Important Parameter

Vth is determined by impurity concentration below gate oxide.


→LSI designers cannot change its value?

Yes, we can!



Substrate Node Potential

OElectrical potential of substrate (formed by WELL structure) as 4th electrode also affects transistor characteristics.






Short Quiz


```
<nMOS>
* Vbs <<0, then ...?
* speed, leakage...?
```

3.2 MOS Circuit Fundamentals

- **▶nMOS Operation**
- >pMOS Operation
- >CMOS Structure

Operations of pMOS Transistor





<Formula of current>


$$\label{eq:lds} \begin{aligned} \text{Ids} = \begin{cases} \text{-} & \beta \rho \{\text{2Vds} \cdot (\text{Vgs-Vthp})\text{-}\text{Vds}^2\} \\ & (\text{when Vgs-Vthp} \leq \text{Vds} \leq 0) \\ \text{-} & \beta \rho (\text{Vgs-Vthp})^2 \\ & (\text{when Vds} < \text{Vgs-Vthp}) \end{cases} \end{aligned}$$

βρ: proportionality coefficientVthp: threshold voltage (gate voltage required to switch ON transistor)

3.2 MOS Circuit Fundamentals

- **▶nMOS Operation**
- **▶pMOS Operation**
- >CMOS Structure

Structure of CMOS Transistor



MOS: Metal-Oxide Semiconductor


CMOS: Complementally MOS

3.3 Scaling

- **►**Moore's Law
- **≻**Scaling Rule

Moore's Law

Gordon Moore predicted that the number of transistors that could be inexpensively placed on an IC chip would be doubled every 1.5-2 years.






Scaling Rule

k: scaling factor

	m couning ractor		
	To keep voltage constant (Old)	To keep electric field Constant (Now)	
One side of length (X)	1/k	1/k	
Gate oxide thickness (tox)	1/k	1/k	
Power supply voltage (V)	1	1/k	
Electric field strength (E)	k	1	
Electric current (I)	k	1/k	
Capacity (C)	1/k	1/k	
Delay time (Td)	1/k²	1/k	
Power consumption (P)	k	1/k²	
Power density (P/X²)	k³	1	






- ◆The effects of scaling are prominent in establishing high speed, low power consumption, and high density.
- ◆Till now, these effects have been realized by continuously developed process generations.

Success history of semiconductor development!!

Trend of Power Supply Voltage vs. Scaling



After 0.35 µm generation, power supply voltage has been reduced to maintain electric field constant in gate oxide.

Limitation on Scaling Rule

1. Some items are not fully scaled

```
L: 1.0um -> 0.06um (1/17)
```

Tox: 20nm -> 1.5nm (1/13)

Vdd: 5V -> 1.2V (1/4)

2. Driveability

I: 1/k

I/W: 1

3. Unscalable factors

Vth


(S factor) BD002

(Surface potential....)



Short Channel Effect becomes glaring

Short Channel Effect



- 1. Increase in off state leakage current
- Vth decrease (roll off)
- S factor increase (slack of Ids-Vgs curve)
- Vth is varied by drain voltage (Vth decrease)
- 2. Ids does not increase in proportion to 1/L




How to prevent?





Non-classical CMOS

<More Moore>



- ➤ high-k metal gate (HKMG)
- >strained silicon
- **▶110** wafer (surface orientation)





SOI MOSFET

SOI (Silicon On Insulator)

Summary of MOS Transistor


- ➤ Characteristics of nMOS and pMOS transistors are symmetrical, and polarity of signals is opposite.
- ➤ Ids/Vds curves are divided into linear and saturation regions, where their boundary is Vds= Vgs-Vth.
- ➤ Ids/Vgs curve is divided into normal and sub threshold regions, where boundary is Vgs= Vth.
- ➤ Vth determines max lds and leakage current: faster but leakier.
- ➤ Substrate node acts as 4th terminal, and affects Vth.
- Scaling has been success story of semiconductor with reduction of power supply voltage.
- **➤**But now, more Moore.



3.4 Basic CMOS Logic Circuits


- **Inverter**
 - Delay time
 - Power consumption
- **≻**Logic gate
- **≻**Logic Block

Inverter



Simplest logic circuit with a pair of pMOS and nMOS transistors


Current Characteristics



Inverter characteristics are defined by current characteristics of both transistors.


Behavior

63




Output voltages (V_{out}) are determined by intersection points (● mark) of pMOS and nMOS current curves.

I/O Characteristics



Signal logically inverted from input appears at output: inverter

Merits of CMOS Inverter




Complementary Operation


Either nMOS or pMOS is ON in steady state: no direct current flow. Input and output voltages swing from 0 to 1.5v (VDD).



Logical Threshold Voltage



Noise Margins



To set logical threshold voltage of each gate at the same level is important to secure noise margin: VLT = VDD/2

Features of CMOS Circuit

Advantage	Disadvantage
(1) Low power dissipation(2) Wide operating voltage range(3) Large noise margin(4) Wide operating temperature	(1) Subject to Latch up(2) Complicated wafer process(3) Large device area



Let's take a 10-minutes BREAK


3.4 Basic CMOS Logic Circuits

- >Inverter
 - Delay time
 - Power consumption
- **≻**Logic gate
- **≻**Logic Block


Circuit Model

- for estimating delay time and power consumption -

An inverter chain with parasitic devices will be investigated.




Merits of CMOS Inverter




Id=
$$\frac{W}{L}$$
 μ Cox f (Vd, Vg)
for both nMOS and pMOS

- >time-varying functions
- >multi-dimensional differential equations

Delay Time







Delay time (rising)

Delay time (falling)


Propagation delay time





- ◆Electric charging / discharging at load capacitance take time: delay is caused.
- **◆Load capacitance : stray capacitance of wiring, junction capacitance at drains, gate capacitance of succeeding circuit**

Delay Time for Charging



◆ Current flows when pMOS is ON,

Ids=
$$-\beta p \cdot (-VDD-Vthp)^2$$

= $-\beta p \cdot (VDD-|Vthp|)^2$

Electric charge to be charged

$$Q = CL \cdot VDD$$




Delay time is

$$Td = Q/|Ids|$$

$$= \frac{CL\text{-VDD}}{\beta p \cdot (VDD\text{-}|Vthp|)^2}$$

Delay Time for Discharging



- ♦ Current flows when nMOS is ON, Ids= βn •(VDD-Vthn)²
- ♦ Electric charge to be discharged

 Q = CL VDD



Delay Time is,

$$Td = Q/Ids$$

$$= \frac{C \cdot VDD}{\beta n \cdot (VDD - Vthn)^2}$$


Summary of Delay Time

$$Td = \begin{cases} \frac{C_L \cdot V_{DD}}{\beta p \cdot (V_{DD} - |V_{thp}|)^2} : rising \\ \frac{C_L \cdot V_{DD}}{\beta n \cdot (V_{DD} - |V_{thp}|)^2} : falling \end{cases}$$

♦ Faster, if load capacitance CL is smaller

Capacity of gate oxide

- Faster, when power supply voltage, VDD is higher
- **♦** Faster, if |Vth| is smaller



Mobility

But min. L exists!



Further Disturbances

Influence of R, C and L Voltage drop R IR drop slowdown wiring delay **Oscillation** (further delay) Over shoot The actual waveform is more Ringing complicated. Delay


3.4 Basic CMOS Logic Circuits

Afternoon Section

- ➤ Review morning Section Q&A
- >Inverter
 - Delay time
 - Power consumption
- **≻**Logic gate
- **≻**Logic Block


Review Morning Section – Q&A

Exercise 1



 $\alpha = \mu CoxW/2L$

Vin is connected to Vdd, and R becomes infinity, then Vout =?



Power Consumption

- **♦**Actual LSI power consumption is time variant, but generally represented by its average value. This is important figure for longer battery shutoff time.
- **♦** Breakdown of average power consumption P:

$$P = P_{dynamic} + P_{SC} + P_{leak}$$

P_{dynamic}: Dynamic power


P_{SC}: Short Circuit power

 P_{leak} : Leakage power


♦ Start from simple inverter case

Dynamic power


- ◆ Power consumption due to charging and discharging of load capacitance
- **♦** Basically IV, I²R, V²/R are represented by functions of time.
 - → The following simplified, computational model is used to obtain average value of time



Charging



Discharging



$$-CL\frac{dV}{dt} = In$$
Power = V · In : function of time
$$Energy = \int_{t=0}^{\infty} V · In dt = \int_{V=VDD}^{0} -CL · V dV$$

$$= \frac{1}{2}CL · VDD^{2} \longrightarrow Rn independent$$

Dynamic Power of Inverter

◆ Energy consumed during one cycle of inverter toggle operation

$$\frac{1}{2}CL \cdot VDD^2 + \frac{1}{2}CL \cdot VDD^2 = \boxed{CL \cdot VDD^2}$$

(Charging energy) (Discharging energy)

Energy consumption of inverter is defined by power supply voltage and parasitic capacitance, irrespective of Rp and Rn resistors.


♦ Power consumption (= energy consumed in 1 second)

Assuming inverter toggles f times in 1 second, thus average dynamic power is represented by f · CL · VDD²



Although simplified equation, comprehend relation among dimensions.

Complementary Operation (restudy)





Either nMOS or pMOS is ON in steady state: no direct current flow.

→ Complementary operation, BUT, BUT, BUT!
Input and output voltages swing from 0 to 1.5v (VDD).

Short-Circuit Power

- ♦ When inverter switching occurs, inrush, short circuit current i_{SC} flows from V_{DD} to GND during state transition, which actually dissipates power.
- ◆ Short-circuit power remains 10~15% of overall power consumption, as long as circuits are designed so that their input transition time and output one are equal.
- **♦**Short-circuit power is proportional to operating frequency.






Leakage Power

♦ Power consumption due to leakage current :


- **♦** Breakdown of I_{leak}:
 - Reverse-bias current of source and drain junctions: junction leak
 - Sub-threshold leakage at channel
 - Gate leakage at gate oxide





Trend of MOS Leakage Current

(excerpt from CICC-00*, pp.409-412, 2000, T. Inukai et al.)



- ♦ Both sub-threshold and gate leakage are increased along with evolution of technology node.
- ◆ Gate leakage will become more dominant.
- →Serious problem in reducing power consumption

Technology node

* IEEE 2000 Custom Integrated Circuits Conference

Dynamic Power of CMOS LSI

Dynamic power of entire LSI is shown in the following expression by using activation rate α, by considering that whole circuits are not actively operating all the time.

Pdynamic = α • f • Σ CL • VDD²

 α : average activation rate of the circuit (empirical)


f: operation frequency

 Σ CL : aggregate parasitic capacitance of entire LSI

VDD: power supply voltage

◆ The equation above is conceptual. In actual designs, design tools are used to tentatively estimate the entire power dissipation during logic synthesis.

Dynamic And Static Power Consumption



- ◆ Static power consumption is dominant during low-speed and idle operations.
- ◆ Dynamic power consumption is dominant during high-speed operation. However, due to increases in leakage current (sub threshold and gate) and circuit complexity, static power consumption becomes critical even in high-speed operation area.


3.4 Basic CMOS Logic Circuits

- >Inverter
- **≻**Logic gate
- **≻**Logic Block

Logic Gate


Examples of logic gates


O 2 input NAND ($O=\overline{A+B}$) O 2 input NOR ($O=\overline{A+B}$) O Combinational gate ($O=\overline{A+B+C}$)















- ◆ With complementary transistor configurations, all logic circuits can be implemented.
- ◆Basically their complementary operations are similar to those of an inverter.


Basic Rules for Logic Gate Configuration



According to these rules, any logic gate can be implemented in a complementary way._


Exercise 2


Draw CMOS circuit for below logic gate



Transistor Switches

Voltage reduction by Vth






Complementary Switch

Voltage reduction by Vth can be prevented by complementary operations.

3.4 Basic CMOS Logic Circuits

- >Inverter
 - Delay time
 - Power consumption
- **≻**Logic gate
- **≻**Logic Block


Standard Organization of Logic Block



FF: A circuit that holds the input data and transmits it to the next stage by using a clock signal.

Flip Flops

Principle of operation



The figures shown left are a simplified example.

- 1. Gate G1 is ON while clock remains low, and data D is taken into loop LP1.
- 2. When clock rises, G1 is OFF and G2 is ON to pass data D into next loop LP2.
- 3. When clock goes low, G2 is OFF and LP2 keeps its data D.

Note FF output is not determined until any value is set from outside from <u>logic simulation standpoint</u>. Especially cares should be taken after power on.

Key Components of Logic LSI


<Control Logic Circuit>

- Control of data path
- Control of whole chip
- Control of interface with external chip

<Data Path>

- Execution units
- Registers, selectors
- multiple-bit width


A register is the data storing circuit.



Clock Signal

- FFs and registers require clock signal for their operation
- Clock-skew* must be minimized in synchronous design


 *clock-skew ··· time lag of clock signals among FFs and registers




Routed over entire chip, clock signal is the key factor in determining speed and power consumption

Flip Flops, Again

Principle of operation




Unavoidable Problem of flip flop



Synchronous design must be adopted.


Logical Threshold Voltage (restudy)



To set logical threshold voltage of each gate at the same level is important to secure noise margin: VLT = VDD/2

Metastable State (1)

- To set logical threshold voltage of each GATE at the same level is important to secure noise margin: VLT = 1/2 VDD.
- But big problem in FLIP FLOPs.




- When input VIN is held at VLT and then gate becomes OFF, the flip flop MIGHT may keep this level for unpredictable period.
- But actually when small plus noise is applied to left node of loop, Vout accordingly becomes 0. In minus case, Vout goes to 1.
- Behavior of Vout is not predictable depending upon noise level: metastable.

< hypothetical case >

Metastable State (2)


< actual case >

CLK



When falling edge of IN and rising edge of CLK are very close, voltages at inverter loop within FF become close to VLT depending on timing of IN.


Succeeding behavior is unpredictable.



- This phenomenon surely happens when IN is asynchronous with CLK. OUT must be sensed at least one clock cycle after CLK rising edge under focusing.
- Asynchronous input must be clocked twice to wait for settlement of metastable behavior.

Asynchronous data transfer may cause one of the most serious logic design bugs that need long time to be fixed because failure is intermittent.

Synchronous Design






To observe setup/hold time is the key in synchronous design.

Note: setup/hold time is different from "delay". Be sure to thoroughly verify it with STA.

Asynchronous Input



Synchronization circuit

Designers common knowledge: asynchronous input must be clocked twice to wait for settlement of metastable state

Pitfalls = Error :

- overlook that CLKA and CLKB are independent
- nodes A and B are not 1-to-1 connection
- f_{CLKA} > f_{CLKB}

Summary for Logic Circuits (1)

- Inverter, a fundamental logic circuit, is comprised of a pair of nMOS and pMOS transistors, where both gates are commonly connected to input, and both drains to output.
- ➤ Output voltage swings from GND to VDD, and no direct current flows from VDD to GND.
- ► Logical threshold voltage: VLT=VIN=VOUT → VDD/2
- ➤ Delay time: $Td = \frac{CL \cdot VDD}{\beta \cdot (VDD Vth)^2}$
- Power consumption :P = Pdynamic + Psc + Pleak, Pdynamic = $\alpha^* f^* \Sigma C L^* V D D^2$
- ➤ Based on inverter structure, any functional gate can be configured in complementary way by applying duality rules.
- ➤ Standard logic block is composed of combinational logic sandwitched by 2 rows of FFs.



Summary for Logic Circuits (2)

- ➤ Typical logic LSI designs include logic blocks, and datapath controlled by some of logic blocks.
- ➤ Clock signal must be carefully considered in terms of timing designs and routing because it is routed to every flip flop and register.
- ➤ Metastable behavior is inherent in FF. To avoid this, synchronous design is straightforward as far as setup/hold time is appropriately observed.
- Asynchronous data transfer must be carefully designed.




References

- Circuit Design for CMOS VLSI by John P. Uyemura, 1992
- Application-Specific Integrated Circuits by Michael John Sebastian Smith, 1997
- Digital Integrated Circuits A Design Perspective by Jan M. Rabaey, 1996

Appendix

LSI Example 1 (processor chip)




Process Technology	90nm, 8-layer, triple-Vth, CMOS		
Chip Size	104.8mm ² (10.61mm x 9.88mm)		
CPU Core Size	6.6mm ² (3.36mm x 1.96mm)		
Supply Voltage	1.0V–1.4V (internal), 1.8/3.3V (I/O)		
Power Domains	17 (8 CPUs, 8 URAMs, common)		

LSI: Large Scale Integration

LSI Example 2 (SoC)


< Layout plot of SoC chip for Digital Still Camera (DSC)>



Wide variety of functional units are integrated on a single chip to configure an SoC

Die Photo and Outline of SoC for DSC

<Die photo>




<Chip summary>

Number of logic gates	2.5M gates (1 gate =4 trs.)	
SRAM	equipped with 90 pcs, totally 3M bits	
ROM	equipped with 3 pcs of 64K- bit block	
Analog	PLL, ADC, DAC, USB	
Process	0.15µm, 5-layer metal	
Chip size	7.85 x 7.85 mm ²	

Physical Dimensions



um: 10⁻⁶ m nm: 10⁻⁹ m




~11 um fine silk

2,000~100,000 nm mold (naked eye) **(spore)**

500~3,000 nm bacteria (microscope)

10~400 nm virus (elec. microscope)



MOS transistor

channel length: 100~150 nm

Exercise 1


Linear region
$$(0 \le Vd \le Vg-Vth)$$

$$Id = \frac{W}{L} \mu Cox \{(Vg-Vth)Vd - \frac{1}{2}Vd^2\}$$
Saturation region $(Vd>Vg-Vth)$


$$Id = \frac{W}{2L} \mu Cox (Vg-Vth)^2$$

 $\alpha = \mu \text{CoxW/2L}$


Vin is connected to Vdd, and R becomes infinity, then Vout =?



Diversifications (1)



Diversifications (2)



Calculation of MOS capacitance

Capacitance C is a capability to store charges.

$$C = \varepsilon \times \varepsilon_0 \times S / t$$

C : Capacitance (Cox)

S : Area of capacitor

t: Thickness of insulator

ε: Relative permittivity of insulator(3.9 for SiO₂)

 ϵ_0 : Permittivity of vacuum (8.84 x 10⁻¹⁴ F/cm)

The amount of charge to be stored is determined by the product of C and Voltage.

$$Q = C \times V$$

Q: Stored charge


V : Applied voltage

Example The capacitance of MOS capacitor(P-substrate) whose area is 2.5 x 10⁻³ (cm²) with applying voltage of - 3.0V is 884 (pF). Calculate the gate thickness.


$$Tox = \frac{8.84 \times 10^{-14} \times 3.9 \times 2.5 \times 10^{-3}}{884 \times 10^{-12}}$$

$$= 9.75 \times 10^{-7} \text{ cm} = 9.75 \text{ nm}$$

By the way, Digital vs. Analog




What is Latch Up



Latch up, a worrying problem

- ➤ Reason: positive feedback loop including parasitic bipolar transistors in CMOS
- ➤ Cause: noise spike or improper circuit hookup.
- Conditions: depending on bipolar transistors gain and resistivity of n-wells and p-wells (dimension dependent).
- ➤ Once the latch up occurs, the only way to stop it is to reduce the current below a critical level, or usually to shut down the power source.
- ➤ With process advancement (finer, thinner, closer), the latch up becomes serious.

What is Latch Up




pMOS FET transistors

lateral bipolar transistors (pnp)

nMOS FET transistors

lateral bipolar transistors (npn)



positive feedback loop

Latchup Sequence

- > Excessive surge voltage is applied to Vout.
- **>** Base and Emitter of Q3 is forward biased ($|V_{BE}|$ >0.6V), and surge current flows to V_{DD} through Rn.
- Q3 becomes ON, and collector current flows to GND through Rp.
- Voltage across Rp exceeds 0.6V, and emitter and base of Q2 is forward biased (|V_{BE}| >0.6V).
- Q2 becomes ON, and collector current flows from V_{DD} through Rn.
- **Voltage across Rn exceeds 0.6V, and emitter and base of Q4 is forward biased (|V_{BE}| > 0.6V).**
- Q4 becomes ON, and collector current flows to GND through Rp.
- \rightarrow Go to (4), where $V_{BE} >> 0.6 V$. Then, (5), (6), (7), (8), (5), (6).....
 - → melt down

Characteristics of leakage currents

(supplement)

	Voltage dependency	Temperature dependency	Application of substrate bias(Reverse)
Sub-threshold leak	small	large	decrease
Gate leak	large	small	non
Junction leak	large	small	increase


- The component of leakage varies depending on junction temperature.
- Can be reduced by controlling power supply voltage and substrate bias.

Substrate Node of Logic Gate

Examples of logic gates

O 2 input NAND $(O=\overline{A}-B)$






Vthn of this transistor is increased because Vbs becomes negative in some cases: body effect.


To prevent body effect of this transistor, its WELL might be isolated from that of lower transistor, which makes cell layout area irresistibly larger.

→ WELL is commonly formed in typical designs.

Device Isolation




<Common Well>




Tricky Circuits

Less transistor counts, but more traps



Polarity









 V_{DD}

V_{DD}









- **♦ NAND gate acts as NAND or OR depending upon input polarity.**
 - positive logic: "0" = 0V, "1" = V_{DD}
 - negative logic: "0" = VDD, "1" = 0V

Exercise 3



Rewrite symbols

Actual simplified circuit






Relationship between threshold voltage and drain current (2)

Transistor Speed

< Different transistor characteristics according to different Vth>





- ♦ Vth can be tuned during fabrication by ion implantation.
- **♦**Transistor with lower Vth is?

What is the relation between Ids and speed of CMOS?

Please refer to slide: Propagation delay time


- -The Load Capacitance at the output of CMOS Inverter always exists.
- # This capacitance consists of stray capacitance of wiring, junction
- # capacitance at drains, gate capacitance of succeeding circuit.
- -Due to Load Capacitance, output of CMOS Inverter can NOT change immediately whenever input changes. It make a delay time at the output (as you saw in slide: Delay time)
- => This delay time = time for charging/discharging the load capacitors, and it depends on charged/discharged current lds.

If Ids is large, charging/discharging time is small=>delay time is small. If Ids is small, charging/discharging time is large=>delay time is large.

"Speed of a circuit" is related to response time of circuit. If delay time is smaller, the circuit is faster If delay time is larger, the circuit is slower

Substrate Node Potential

OElectrical potential of substrate (formed by WELL structure) as 4th electrode also affects transistor characteristics.




BD002



* speed, leakage...?

Substrate Node Potential - NMOS



Substrate Node Potential - PMOS

