

# LSI Design Flow

**BG001**

**Tsuneo Funabashi**

(Hai Pham reviewed and modified)

Renesas Electronics Corporation

Rev. 5.4

# **Contents**

## **1. Introduction**

## **2. Photolithography, Mask Set, and MOS Transistor**

## **3. SoC Design Flow**

# **Preface**

## **1. Intended audience**

**H/W and S/W engineers who have studied BF001**


## **2. Purpose of this course**

- \* to understand how to design LSIs  
(from front end to back end)**
- \* to fill knowledge gap between automated designs  
and actual device behavior**


## **3. Recommendations**

- \* to memorize every info in this course is not necessary**
- \* but to recall it when you understand other groups'  
activities**


# Terminology



# Training Courses in LSI Development



# Formation of BG001 in LSI Development




# Total LSI Design Flow


To design LSIs using design environment established by platform development

- Quality of the platform determines quality of all products

## *Platform Development Flow*



## *LSI Design Flow*



# Product Categories

## **GPSP: General Purpose Standard Product**

**MCU: Micro Controlling Unit (CPU + Peripherals + Memory)**

**MPU: Micro Processing Unit (High-performance CPU)**

**Discretes**

**Standard IC**

**Memory**

## **ASSP: Application Specific Standard Product**

**(see next slide)**

## **ASCP: Application Specific Custom Product**

**ASIC: Application Specific Integrated Circuit, or**

**SoC: System on Chip**


**SiP: System in Package**




*CPU: Central Processing Unit*




# LSI Development and Business Models



# LSI Development in Renesas Group




# Self-Organized Design Steps



# Design Input and Design Output

- To minimize retrogression, **Input** and **Output** of each design step must be clearly defined: key in ISO9001
- Input and Output are design interfaces, and must be **well documented**
- If Input is **unclear**, confirm with person in charge of upper stream design step
- Before releasing Output verify it and investigate it by **design review**
- Modification or addition to Input must be clearly stated in Output **with reason for existence**
- Modifications to existing design and newly added design must be clearly designated in Output with reason for existence



# Design Output

**= documentation first + design database later**


- becomes Input of succeeding design step
- determines design quality
- becomes fundamental document for future product maintenance

## <example of system design>

Start coding for the moment, and create document later in my own time: **putting the cart before the horse.**

*Sometimes, system designers are also logic designers.*

*But close system design by outputting system specification as Output.*



# Well Organized Document

- To be fully conscious of **readers**: like instructing them
- To make **design interfaces** clear: design input, and design output
- To make **5W1H** clear (who, what, when, where, why, how)
- To make document systematic, and avoid distributed description by organizing your thoughts
- To avoid ambiguous expression: no room for arbitrary interpretation by readers
- Not to abuse alteration, and to make revision history and distribution history clear



# **Contents**

**1. Introduction**

**2. Photolithography, Mask Set, and MOS Transistor**

**3. SoC Design Flow**

# Photolithography and Mask Set (1)

<simplified in an easy-to-understand way>

substrate





# Photolithography and Mask Set (1)


<simplified in an easy-to-understand way>

oxide  
substrate




# Photolithography and Mask Set (1)

<simplified in an easy-to-understand way>




# Photolithography and Mask Set (1)

<simplified in an easy-to-understand way>




# Photolithography and Mask Set (1)

<simplified in an easy-to-understand way>



# Photolithography and Mask Set (1)


<simplified in an easy-to-understand way>



# Photolithography and Mask Set (2)


<simplified in an easy-to-understand way >

photoresist  
developed  
oxide  
substrate



# Photolithography and Mask Set (2)

<simplified in an easy-to-understand way >



# Photolithography and Mask Set (2)

<simplified in an easy-to-understand way >


**Photolithography: these steps are used to shape some specific patterns on silicon substrate surface by using mask set**

oxide  
substrate






# Process Steps




# Shaping Transistor




# Wafer Process (1) – STI

**STI (Shallow Trench Isolation) is used to isolate transistors.**




# Wafer Process (2) – STI

**Photoresist developed**




**Substrate etched by plasma**




# Wafer Process (3) – STI

**Photoresist removed**




**Oxidation and CMP (Chemical Mechanical Polishing)**



$\text{Si}_3\text{N}_4$  (P-SiN) is used as a barrier to oxidation.  
CMP is used for planarization.

**STI etch back and P-SiN etching**




# Wafer Process (4) – WELL


## P-WELL formation

photoresist formed  
by P-WELL mask

*P-WELL implantation*




P-WELL



## N-WELL formation


*N-WELL implantation*

photoresist formed  
by N-WELL mask




# Wafer Process (5) – Gate


PO



## Gate Oxidation




## Poly silicon deposition



## Photolithography

wiring

Gate oxide is not shown here for simplicity.



future  
PMOS


future  
NMOS

future  
PMOS

future  
NMOS


future  
NMOS

# Wafer Process (6) – Source/Drain



## P+ Diffusion


*high concentration ion implantation (acceptor)*



## N+ Diffusion

*high concentration ion implantation (donor)*


photoresist formed by N mask






# Final Cross-section

Cross-section SEM photograph (6 layers Cu metal wire)




# MOSFET

\*\*\* focusing on n-channel transistor \*\*\*



L: Channel length  
W: Channel width



FET: Field Effect Transistor


# Shaping Transistor

<process flow>


isolation




forming well




forming gate




forming source and drain



source  
well  
drain




STI




<maskset>


P-WELL



PO



N




gate

drain

source


well

<composite schematic>




# Inverter Design

## <cell symbol>



## <circuit design>




Define W and L depending on speed and driveability



## <circuit schematics>

## <composit schematics>

## <cross section>



-well connection not shown for simplicity-

# **Contents**

**1. Introduction**

**2. Photolithography, Mask Set, and MOS Transistor**

**3. SoC Design Flow**

## **Platform Development**

**Device Design**

**Circuit Design**

**Library Design**


## **LSI Design Flow**

# Total LSI Design Flow


To design LSIs using design environment established by platform development

- Quality of the platform determines quality of all products

## *Platform Development Flow*





## *LSI Design Flow*



# Device Design


*Determine transistor characteristics  
and parasitic device parameters*

## Device Development





Test Element Group = test chip






# Circuit Model


- For estimating delay time and power consumption -

An inverter chain with parasitic devices will be investigated.



Accurate parameters are required




# Current Characteristics



**Accurate characteristics  
are required**



# Actual Circuit Behavior




$$I_p = I_c + I_n$$

$$I_p = f_p(V_{in}, V_{out}, V_{DD}, V_{thp})$$

$$I_n = f_n(V_{in}, V_{out}, V_{DD}, V_{thn})$$

$$I_c = C_L \frac{dV_{out}}{dt}$$



$$\frac{C_L \cdot V_{DD}}{\beta_p \cdot (V_{DD} - |V_{thp}|)^2}$$

was just a simplified equation.  
Actual behavior is obtained  
by circuit simulation based on  
differential equations: **SPICE**.

# Device Development and EDA Tools

**TEG evaluation facilitates to determine:**

## **1) Characteristics of transistors**

- SPICE parameters (BSIM3/BSIM4)
- parameters for circuit design tools

## **2) Wiring structure**

- capacitor parameters (voltage dependent, temperature dependent)
- resistor parameters (temperature dependent)

## **3) Design rules (rules for mask patterns)**

- parameters for physical data checkers (DRC/LVS/ERC)
- data for parameter extraction tools (LPE)
- parameters of OPC for mask data modification


***EDA: Electronic Design Automation***

***LPE: Layout Parasitic Extraction***

***OPC: Optical Proximity Correction***

# SPICE


## Parameter extraction




trs.: transistor

## Design data


Logic/circuit diagram



Layout data




## Circuit verification




# Circuit Design

*Determine circuits of  
basic circuits (libraries)*



# Schematic Entry

- ◆ Electric circuits are inputted with circuit schematic editor interactively, where pre-determined device symbols, such as transistors, capacitors, and resistors, are used.




CADENCE Composer Example

# Verification

- ◆ Confirm desired output is obtained from circuit net list under certain input conditions and with electrical characteristic parameters:

DC analysis, transient analysis and AC analysis.


*by visual confirmation*







# Layout

- ◆ Layout design environment by net-list-driven automatic layout tool, coordinated with circuit design environment



# Library Design Flow

## Example: standard cell



# Library Design

*Make basic circuits reusable*

## Definitions

- ◆ **Core cell:** commonly used parts of basic logic circuits, such as inverters, logic gates, FFs, and I/O buffer cells;  
also referred to as standard cell
- ◆ **Libraries:** design package commonly used for LSI designs,  
comprising the following major data:


- |   |
|---|
| ➤ Logic model : RTL description, Verilog HDL,VHDL   |
| ➤ Timing model : Liberty (Synopsys model)<br>(including delay, timing constraints, power consumption model) |
| ➤ Layout model: GDSII, LEF  |
| ➤ Circuit model: SPICE netlist, CDL netlist   |

*models for  
front-end designs*

*models for  
back-end designs*

# Library Examples


## Circuit schematics [Composer]



### Timing model [Liberty]

```
cell(TMANAND2XT){
  area : 3;
  cell_leakage_power : 0.2904000000000000;
  cell_footprint : NAND2X_;
  pin(A){
    max_transition : 0.6500;
    capacitance : 0.004841;
    direction : input;
    internal_power() {
      when : "IB";
      fall_power(pwr_tin_6){
        index_1 ("0.013587, 0.040058, 0.133002, 0.310767, 0.587093, 0.975000");
        values ("0.002885, 0.002885, 0.002885, 0.002885, 0.002885, 0.002885");
      }
      rise_power(pwr_tin_6){
        index_1 ("0.012175, 0.038681, 0.131763, 0.309630, 0.586612, 0.975021");
        values ("-0.002528, -0.002529, -0.002530, -0.002532, -0.002535, -0.002540");
      }
    }
  }
}
```

## Layout data [Virtuoso]




### Layout model [LEF]

```
MACRO TMANAND2XT
  CLASS CORE ;
  FOREIGN TMANAND2XT 0.000 0.000 ;
  SIZE 14.760 BY 3.240 ;
  SYMMETRY Y X ;
  ORIGIN 0.0 0.0 ;
  SITE CORE009 ;
  PIN A DIRECTION INPUT ;
    USE SIGNAL ;
    AntennaGateArea 2.492000 LAYER M2 ;
    AntennaPartialMetalArea 0.097200 LAYER M2 ;
    AntennaMaxAreaCAR 0.390048 LAYER M2 ;
    AntennaDiffArea 1 LAYER M2 ;
  PORT
    LAYER M2 ;
    RECT 10.530 1.350 11.070 1.530 ;
  END
END A
.
.
END TMANAND2XT
```


# Total LSI Design Flow

To design LSIs using design environment established by platform development  
- Quality of the basic platform determines quality of all products

## *Platform Development Flow*



## *LSI Design Flow*



# IPs


IP: commonly used modules, such as **memory module** (RAM, ROM, flash memory), **analog module** (DAC, ADC, PLL), processing unit (CPU, DSP) and **interfaces** (USB, LVDS, High-speed memory)

*RAM: Random Access Memory*

*ROM: Read Only Memory*

*LVDS: Low Voltage Differential Signaling*

## *LSI Design Flow*



**LSI design flow is also adopted in IP designs**

# Design Methodologies for each LSI device

LSI	Methodology	Design steps and merits	Design TAT	Fab. TAT
Logic	Full custom	Transistor based design for performance optimization	10 months	1~2 months
	<b>Cell based</b>	Combination of pre-designed modules (cells, macros, IPs), logic synthesis, and auto P&R, for large scale integration	2 months	1~2 months
	Gate array	Logic synthesis, and auto P&R, for middle scale integration	1 month	2 weeks
	FPGA	Logic synthesis, and auto routing. Prefabricated.	1 week	(1 day)
Memory	Full custom	Transistor based design for high density memory macro	10 months	1~2 months
Analog	Full custom	Transistor based design for high performance and precision	6 months	1~2 months
Mixed Signal	Full custom/ cell based	Co-verification for analog and digital	8 months	1~2 months

TAT: Turn Around Time



# **Contents**

**1. Introduction**

**2. Photolithography, Mask Set, and MOS Transistor**

**3. SoC Design Flow**

**Platform Development**

**LSI Design Flow**

**System Design**


**Logic Design**

**Test Design**


**Layout Design**



# Before Learning Details




- Design input & output
- Design review
- Documentation



**Minimize  
Design Errors**

# LSI Design Flow

RTL: Register Transfer Level  
P&R: Place & Route  
OPC: Optical Proximity Correction  
s/w: software  
h/w: hardware  
ckt: circuit



# **Contents**

**1. Introduction**

**2. Photolithography, Mask Set, and MOS Transistor**

**3. SoC Design Flow**

**Platform Development**

**LSI Design Flow**

**System Design**


**Logic Design**

**Test Design**

**Layout Design**

# System Design


## Systems & Components



# System Integration

SoC (System-on-Chip): System implementation in single LSI

SiP(System-in-Package): System implementation in 1 package



# System Design Flow

## *System design*

Investigation of spec

To propose external spec and features

Architecture  
Definition

To select CPU core, and define internal organization, and then determine job sharing of h/w and s/w

Evaluation

To estimate performance and cost

*s/w design*

*h/w design*


RTL design

Logic synthesis

CPU/DSP execution

Memory usage

Power dissipation



# Requirements for System Design

- To optimize LSI specifications by watching **market trend** and hearing **customers' needs**, such as performance, features, power dissipation, reliability, price (target die size, package selection, process)
- To remove over-spec and spec bugs
- To avoid specification changes during h/w design phase because h/w design becomes critical:
  - demand for time-to-market is increasing
  - complexity is increasing
  - need for performance is increasing
  - fabrication cost is increasing (more than \$1M for one maskset)

# System Design Trend

- Conventional design
  - Inspiration and experience
  - Excess margin due to paper plans
  
- Current trend
  - C/System C based design
  - Co-simulation
  - Early prototype [Logic Bench]
  - Emulator [Celaro]


**BH003**





# Early Prototype

- ◆ Functional description (algorithm) in ANSI C is converted to form FPGA based early prototype.
  - ⇒ platform for software development, and system verification prior to initiation of RTL design



# **Contents**

**1. Introduction**

**2. Photolithography, Mask Set, and MOS Transistor**

**3. SoC Design Flow**

**Platform Development**

**LSI Design Fflow**


**System Design**

**Logic Design**

**Test Design**

**Layout Design**


# Logic Design





# Synchronous Design

All operations of one circuit block of interest are **uniquely defined in synchronous design** with base clock signal.

RTL design ...fully synthesizable design, configured with single clock signal and registers (FF)



# One cycle operation



# RTL Design

- RTL design enables simple descriptions: less human errors
- Hardware Description Language (HDL) is used in RTL design, such as Verilog\_HDL, VHDL

Description example of multiplexer (Verilog\_HDL):

```
module mux (d1, d2, sel, mout);  
input d1;    // data-1  
input d2;    // data-2  
input sel;   // select  
output mout; // selected data  
reg  mout;
```

module definition


terminals

```
always @(d1 or d2 or sel) begin  
    if (sel == 1'b1) mout = d1;  
    else            mout = d2;  
end
```

functions

```
endmodule // mux
```

end of module  
definition



# **RTL Code Check**

**The early bird catches the worm!**

## **Purpose**

- To improve RTL quality for shortening design period before starting its functional verification

## **Procedure**

- Naming convention check
- Grammar check
- Inconsistency check
- Structural analysis

## **Advantageous Effects**

- Smooth transfer to succeeding design steps  
(functional simulation, timing analysis, DFT tools...)
- Reusability of IPs developed by independent teams

# RTL Checker

-> Pinpointing structural coding and consistency problems in early stage can shorten the total design period.

## *RTL description*

```
.....  
always @(i) begin  
  casez (i)  
    3'b???1: o = 1'b0;  
    3'b?10: o = 1'b1;  
    3'b100: o = 1'b0;  
  endcase  
end  
.....
```

(case, 3'b000 is missing)

**RTL  
checker**  
[SpyGlass]

**checking rule**

## *check results*

```
.....  
Error  
Case statement is missing  
cases and has no default  
("casez (i)")  
.....
```


- Rule creation is important
- Sometimes customization is needed



# RTL Verification (1)

- functional logic simulation -

To check expected simulation output by applying functional test patterns to RTL description



# **RTL Verification (2)**

## **➤ Random Test Generation (RTG)**

- Quasi random patterns enable exhaustive combinational tests
- Reinforcing complex, time consuming logic simulation
- Reference simulator, and constraints file are required

## **➤ Assertion Based Verification (ABV)**


- ABV eliminates visual confirmation miss in logic simulation
- Assertion (prerequisites for functional operation) is embedded in RTL description
- Assertion resembles comment in a statement line

## **➤ Coverage Measurement**

- Code coverage for RTL exhaustiveness check on line-by-line basis: whether such line is executed or not
- Function coverage for occurrence check of specific events: event definitions are required

# Logic Synthesis


Synthesis: RTL description is converted to gate-level description.



# Logic Verification (1)

## - functional simulation


Logic simulation: event driven method by test patterns



# Logic Verification (2)

## - equivalence check


- Equivalence of two logic descriptions is mathematically verified by formality check: no need for test patterns
- Equivalence check is exhaustive and faster than functional simulation



# Floor Planning (1)

- for pre-layout timing verification

- Place functional blocks by considering signal flow
- Consider package specifications, minimize pin count, and shorten wiring length
- Bonding pad layout must be well considered



Example for floor plan of processor chip

# Timing Verification


## Pre-layout verification

### ➤ STA: Static Timing Analysis

- Structure of gate-level logic description is analyzed and then compared with timing constraints
- Test patterns are not required
- Synchronous paths can be 100% verified
- Asynchronous logic and other special circuit cannot be analyzed
- Special paths must be specified manually


### ➤ DTA: Dynamic Timing Analysis

- Logic simulation handling delay timing is executed
- Verification of all paths is unrealistic because huge test patterns are required



-> Verify synchronous paths with STA, and use DTA for limited paths that cannot be checked by STA. Always do synchronous design except for unavoidable case!


# STA Basic Algorithm




STA tool propagates LAT by selecting the maximum of LATs and adding delay of ARC to the LAT

LAT: Latest Arrival Time


**sum** :  $d1 + d2$



**max** :  $\max(d1, d2)$





*example*




*blue italic: gate delay*  
*red: LAT*



# Synchronous Design




# Timing Requirements



## Requirements

$$T_{cyc} - T_{su} > T_{pd} > T_{ho}$$



○ : timing margin

### timing specifications

$T_{cyc}$ : clock cycle time

$T_{su}$ : input setup time

$T_{ho}$ : input hold time

### estimated by STA

$T_{pd}$ : propagation delay time

# Comparison of STA and DTA

	STA	DTA
analyzing objects	synthesizable, <b>synchronous circuit</b> (any combinational circuit)	any logic circuit
asynchronous circuit	NG	OK
special circuit, such as mixed signal	NG	OK for logic portion
special paths	need timing exception info.	not necessary
analyzing method	structure analysis of gate level logic and comparison with timing constraints	event driven, logic simulation
tools	timing analysis tool (ex. Synopsys Prime Time)	logic simulation tool (ex. Synopsys VCS, Cadence Ncsim)
input	gate level netlist R/C parasitic information (net) cell library (timing information) <b>constraint file</b>	gate level netlist delay information (net/cell) cell library (functional info.) <b>test patterns</b>
output	timing analysis result (violated path list, slack value)	simulation result (pass/fail, simulation wave form)
analysis coverage	<b>100%</b>	depending upon test patterns
execution time	short	<b>long</b> (depending on test patterns)

# **Contents**

**1. Introduction**

**2. Photolithography, Mask Set, and MOS Transistor**

**3. SoC Design Flow**

**Platform Development**

**LSI Design Flow**

**System Design**


**Logic Design**

**Test Design**

**Layout Design**


# What is Test Design?

The purpose of Test Design is to establish **testing environment** to be used after wafers are fabricated. Fabricated wafers contain defects at several rates. Defective chips must be screened by an LSI tester before being diced and packaged




The LSI tester is also used to screen defective LSIs damaged during packaging

# Test Design




# DFT in LSI Development



# DFT (1)

- to solve manpower problem

Example of SH7040 development: totally 19 man-months




→ SCAN and ATPG techniques were then introduced



# SCAN


## <Testability improvement by SCAN>




◆ Internal circuits become controllable and observable by applying test signals by ATPG to FFs serially connected to form SCAN chain and by observing chain output, respectively → **Defects are easily detected**

◆ Die size penalty is slight and testability improvement is overwhelming

# SCAN Cell




Typical organization of SCAN Cell



# DFT (2)

- to cool down test pattern explosion




→ BIST is used to reduce test pattern size and shorten testing time


# BIST

- BIST (**Built-In Self Test**) design embedded in single chip is comprised of the modules for generating test **patterns** and judging test **results**. An LSI tester can only apply clock signals and read testing results
- Pros: to downsize the tester and to shorten test time by concurrent tests
- Cons: die size penalty of 2% (BIST) together with 10% (SCAN) in typical cases, and constraints on clock signals and propagation of undefined operations

## Scan test




## Logic BIST



# Test Pattern Generation

- ◆ Fault coverage can be assessed by using **fault simulator**
  - Fault coverage can be improved by adding test patterns that can locate faulty points



# **Contents**

**1. Introduction**

**2. Photolithography, Mask Set, and MOS Transistor**

**3. SoC Design Flow**

**Platform Development**

**LSI Design Flow**


**System Design**

**Logic Design**

**Test Design**

**Layout Design**

# Layout Design






# Floor Planning (2)

- Start design by using the floor plan considered in pre-layout timing verification

- Bonding pad allocation
- Each block is P&Red by layout tool
- Power lines and signal lines should be deeply considered



Example for floor plan of processor chip




# Automatic P&R

## - Then, P&R (Place and Route)

### <Automatic Placement>

Cells are automatically placed in each island under the following conditions:


- to minimize die size
- to shorten inter-cell routing
- to enable fully automatic routing



### <Automatic Routing>

Cells are automatically connected under the following conditions:

- to minimize wire length avoiding roundabouts
- to restrict routing directions in each layer
- to use available grids for wiring which are predetermined




# Manual Layout

## - Manual layout if necessary


- Manual layout is adopted in logic LSI pursuing ultra high performance and/or smaller die size, or in analog LSI
- Based on design rules described in DM (Design manual)
- Manual layout area should be restricted, since its design cost is extremely high in comparison with automatic P&R

<Transistor layout image>



# RC Extraction

- **LPE (Layout Parasitic Extraction) for timing verification**
  - LPE extracts parasitic capacity and resistance from layout database and outputs circuit diagram to be used for simulation
  - Fringe effect and cross couple are taken into consideration
  - Density among multiple layers and effect of adjacent lines are further considered



### ➤ STA: Static Timing Analysis)

- Extracted RC parameters are used in STA: post-layout
- Violations of setup time and hold time must be resolved by modifying logic description or layout
- Device samples with delay time violation could be evaluated by lowering operating frequency. But in setup and/or hold time violation case, there is no way to evaluate samples

### ➤ DTA: Dynamic Timing Analysis

- Logic simulation handling delay timing is executed
- Verification of all paths is unrealistic because huge test patterns are required

-> Verify synchronous paths with STA, and use DTA for limited paths that cannot be checked by STA. Always do synchronous design except for unavoidable case!

# Signal Integrity

- In LSI design adopting nanometer technologies, preserving signal integrity and its verification become indispensable

- Signal Integrity is classified:

- 1) IR drop and ground bounce

Voltage across parasitic resistors reduces power supply voltage and raises ground voltage at each transistor.

These bring about malfunction or timing delay increase at each gate.

- 2) Cross Talk (X-talk)

Noise between multiple signal lines brings about malfunction or timing delay increase at each gate.

- 3) Electro Migration (EM)

Excessive, repeated electric current damages wiring (wiring stress).


- 4) Hot Carrier (HC)

Excessively energized electrons damage transistor (Trs. stress).




# IR Drop and Ground Bounce

<example: bus driver>




<IR drop>

simultaneous charge




<ground bounce>

simultaneous discharge



Detectable by checker within P&R tool




IR drop deteriorates power supply voltage to certain circuit on silicon, and limit miniaturization and operating frequency.

# Cross Talk (1)

- ◆ **Cross-talk** means signal deterioration due to noise generated at adjacent wiring by capacitive and/or inductive coupling
  - Malfunctions and delay timing shift will occur.
  - Cross talk becomes dominant as wiring pattern becomes finer.

## ◆ Logical malfunctions



### Asynchronous logic inversion

Noise on set/reset signals may cause asynchronous logic inversion.



### Synchronous logic inversion

Noise on clock signal may synchronously flip FF output.


Logic 0 → momentarily recognized as logic 1

# Cross Talk (2)

## ◆ Timing shifts




Delay value decreases in the in-phase noise  
and  
increases in the reversed phase noise



**Unexpected timing violation may occur.**  
**Detectable by P&R tools**



# DFM in LSI Development



# Design For Manufacturing

**DFM: technologies to solve various fabrication related problems in design phases ahead**

## **Precise estimation of variance**


- ➔ Performance optimization
- ➔ Yield improvement

## **Measures to reduce fabrication variance**

- 130nm node or earlier: process and device engineers' job
- 90nm node: LSI designers consider variance effect of transistor and wiring
- 65nm node: LSI designers further consider variance effect of CMP (Chemical Mechanical Polishing) and photolithography

# Abstract of DFM

Production process	Cause	Phenomenon	Measures
forming of films (deposition)	+ foreign particles	+ random o/s	+ double VIA + cell swapping + spacing change*
lithography	+ misalignment of masks + diffraction	+ o/s + characteristics deviation	+ VIA shift + spacing change*
CMP	+ over etching	+ open	+ dummy metal




**Process Variance**

\* Common to platform development and LSI design (others are specific to LSI design)

# Defects


**Random defects: due to foreign particles**

**Systematic defects: dependent on layout pattern**



**Critical Area Analysis**

**- random defects -**




**Lithography Simulation**

**- systematic defects-**

# DFM in Platform Development

Lithography-  
friendly  
technology  
data  
development

## Modification of technology data and layout rules




ex. resizing of dog bone shape  
for improving via margins

enlarging space

Lithography-  
friendly cell  
layout design

## Optimization of space margins

ex. Optimization of diffusion and poly




# DFM in LSI Design

Particle-  
aware  
layout


cell swapping

Cell used in crowded  
area (small cell, high  
failure rate)

Cell used in less  
crowded area (large  
cell, low failure rate)




double/redundant via  
wire spreading  
wire widening



Lithography-  
friendly  
layout

critical spot analysis




ex. critical spot analysis

CMP-  
aware  
layout


dummy metal insertion

# Measures against Random Defects


## Double VIA



## Wire Spreading




# CMP



Isolated wider wiring will be over-polished. To avoid this, dummy metal is inserted in layout design.




# Statistical Static Timing Analysis



**Not DFM but...**

**Performance (timing)  
is variant depending  
on process variance.**

## Conventional STA



$\max t_{c1} + \max t_d - \min t_{c2} < t_{CYC} - t_{SETUP}$  : setup time

$\min t_{c1} + \min t_d - \max t_{c2} > t_{HOLD}$  : hold time

**excessive timing margins**

## Statistical STA (SSTA)

Delay timing or slack is handled by statistical variables based on distribution functions


SSTA is different from DFM, but sometimes discussed with DFM.

# Layout Verification

## - DRC and LVS are the two major tools for layout verification.



### <DRC: Design Rule Check>

- Check width, space, and overlap of patterns among several layout layers according to layout rules.
- In case of any violations, correct layout and check again. Repeat this process until no violation is reported at all.




### <LVS: Layout Vs Schematic Check>

- Check whether layout corresponds to reference, i.e. circuit diagram (netlist).
- In case of inconsistency, correct layout and check again. Repeat this process until inconsistency is solved.



# Example of LSI Design

- development of new IP (processor core) -



# LSI Product Troubles and Designs

## ➤ **Functional errors**

- deterministic fault → to be avoided by logic verification
- intermittent fault → to be avoided by logic and timing verification

## ➤ **Marginal problems**

- heat, low power supply voltage → to be avoided by circuit simulation
- noise → to be avoided by circuit simulation

## ➤ **Fabrication problems**


- screening of defective devices → to be solved by DFT (Design For Test)

## ➤ **Fluctuation of fabrication conditions**

- yield problem → to be solved by DFM  
(Design For Manufacturing)

## ➤ **Aged deterioration**

- hot carrier → to be avoided by signal integrity check
- electro migration → be avoided by signal integrity check



# Thank you for your attention !

