Skip to content
What better way to learn VHDL, than to do some fractals?
VHDL Tcl C++ Other
Branch: master
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
FPGA-VHDL
contrib
ieee_proposed
src
.gitignore
LICENSE
Makefile
README.md

README.md

I really need to blog about this...

This project is basically my gateway into actually learning VHDL. I've already succeeded in implementing a straightforward "C-to-VHDL" translation of the algorithm, with the HW side fully implementing the computation of a complete frame, storing it in SRAM, and then sending it back to the main PC over the USB bus.

Mandelbrot in VHDL - real-time zooming videoMandelbrot in VHDL - real-time zooming video

Now I need to find the time... to try to pipeline this - so I can get one pixel output per cycle.

You can’t perform that action at this time.