

Texas Tech University
Department of Computer Science

Course Name: Computer Organization and Assembly Language Programming

Number: CS3350

Instructor: Dr. Juan Carlos Rojas

Email: Juan-Carlos.Rojas@ttu.edu

TUCA-5.1 Computer Architecture Specification

This document describes the TTU Computer Architecture, version 5.1 (TUCA-5.1).

General Description

The TUCA-5.1 architecture is an 8-bit machine that follows a GPR load-store architecture. It has 16 general purpose registers labeled r0 to r15, an 8-bit ALU, and a 256-byte programmable 8-bit data memory with addresses from 0 to 0xFF.

It also has an instruction memory of up to 4096 bytes, with a fixed-length encoding of 2 bytes per instruction. See Instruction Encoding below for details.

Instruction Set

The instruction set supports the following instructions:

Load/Store Instructions

Instruction	Description
ld <i>addr reg</i>	Loads the 8-bit value from memory at location <i>addr</i> into the register <i>reg</i> .
ldr <i>reg1 reg2</i>	Loads the 8-bit value from memory at a location stored in <i>reg1</i> , into the register <i>reg2</i> .
ldi <i>val reg</i>	Loads the 8-bit value <i>val</i> into the register <i>reg</i> .
st <i>reg addr</i>	Stores the 8-bit value on register <i>reg</i> into the memory at location <i>addr</i> .
str <i>reg1 reg2</i>	Stores the 8-bit value on <i>reg1</i> into the memory at a location stored in <i>reg2</i> .

Arithmetic & Logic Instructions

Instruction	Description
add reg1 reg2 reg3	Adds the values in <i>reg1</i> and <i>reg2</i> and puts the result on <i>reg3</i> .
and reg1 reg2 reg3	Performs bitwise AND between <i>reg1</i> and <i>reg2</i> and puts the result on <i>reg3</i> .
or reg1 reg2 reg3	Performs bitwise OR between <i>reg1</i> and <i>reg2</i> and puts the result on <i>reg3</i> .
not reg1 reg2	Performs bitwise NOT on <i>reg1</i> and puts the result in <i>reg2</i> .
neg reg1 reg2	Negates the value in <i>reg1</i> using two's complement and puts the result in <i>reg2</i> .

Bit Manipulation Instructions

Instruction	Description
shl reg1 n reg2	Left-shifts the value on <i>reg1</i> by <i>n</i> bits and puts the result on <i>reg2</i> . <i>n</i> is a value from 1 to 7.
shr reg1 n reg2	Right-shifts the value on <i>reg1</i> by <i>n</i> bits and puts the result on <i>reg2</i> . <i>n</i> is a value from 1 to 7.

Comparison and Conditional Execution Instructions

Instruction	Description
eq reg1 reg2 reg3	Puts a 1 in <i>reg3</i> if the value of <i>reg1</i> is equal to that of <i>reg2</i> . Otherwise puts 0 into <i>reg3</i> .
gt reg1 reg2 reg3	Puts a 1 in <i>reg3</i> if the value of <i>reg1</i> is greater than that of <i>reg2</i> . Otherwise puts 0 into <i>reg3</i> . Note that this instruction interprets all values as unsigned.

if reg1	Execute the next instruction if the value of <i>reg1</i> is non-zero. Otherwise skip it.
skipif reg1	Skip the next instruction if the value of <i>reg1</i> is non-zero.

Branch and Program Control Instructions

Instruction	Description
jmp addr	<p>Jumps and continues execution starting with the instruction stored at location <i>addr</i> of the instruction memory.</p> <p>Note that instruction addresses are generally not known in the assembly programs. Symbolic labels can be used. See the Assembly Language reference manual for details.</p>
jmp _r reg _{hi} reg _{lo}	<p>Jumps and continues execution starting with instructions stored at a location of instruction memory stored in <i>reg_{hi}</i> & <i>reg_{lo}</i>.</p> <p>Instruction addresses are 12 bits. The 4 most significant bits of the address will be read from <i>reg_{hi}</i>, and the 8 least significant bits will be read from <i>reg_{lo}</i>.</p>
readpc reg _{hi} reg _{lo}	<p>Saves the contents of the current program counter (PC) into registers <i>reg_{hi}</i> & <i>reg_{lo}</i>.</p> <p>The PC is a 12-bit address, whose most significant 4 bits will be stored in <i>reg_{hi}</i>, and the least significant 8 bits will be stored in <i>reg_{lo}</i>.</p>
halt	Terminates the program.

Instruction Encoding

The following instruction encoding is envisioned for this architecture. In practice it is not used for programming or simulation.

Instruction	Nibble 1 (4 bits)	Nibble 2 (4 bits)	Nibble 3 (4 bits)	Nibble 4 (4 bits)
jmp addr	0000	address		
ld addr reg	0001	address		reg

ldi reg val	0010	value		reg
st reg addr	0011	reg	address	
add reg1 reg2 reg3	0100	reg1	reg2	reg3
and reg1 reg2 reg3	0101	reg1	reg2	reg3
or reg1 reg2 reg3	0110	reg1	reg2	reg3
not reg1 reg2	0111	reg1	reg2	
neg reg1 reg2	1000	reg1	reg2	
shl reg1 n reg2	1001	reg1	n	reg2
shr reg1 n reg2	1010	reg1	n	reg2
eq reg1 reg2 reg3	1011	reg1	reg2	reg3
gt reg1 reg2 reg3	1100	reg1	reg2	reg3
if reg1	1101	reg1		
skipif reg1	1110	reg1		
halt	1111	0000		
ldr reg1 reg2	1111	0001	reg1	reg2
str reg1 reg2	1111	0010	reg1	reg2
jmp r reg1 reg2	1111	0011	reg1	reg2
loadpc reg1 reg2	1111	0100	reg1	reg2

Assembly Language

See the TUC-5.1 Assembly Language Reference Manual for information about programming for this architecture.