


Cse 331 Computer Organization Tuba TOPRAK- 161044116 Final Project Report

First, I decided to create my own datapath and go through it step by step. (Like Mips)



Then the modules were made step by step. A signal table has been created for the control unit module. Signals work like mips. And from here, Aluop Code is generated to go to Alu Control.

	Regoest	Bronch	mem Read	I man to les	IAWOR	memwrite	ALUSTO	Regurite	
R-Type	1	0	0	0	000	0	0		
Add:	9	0	0	0	ou	0	1		
Andi	0	0	0	0	100		1	1	
ori	0	0	0	0	101	0	1	1	
nori	0	0	0	0	110	0	1	1	
Beg	×	1	0	×	010	0	0	0	
Bre	X	1	0	×	010	0	0	0	
200	0	0	1	1	001	0	1	1	
20	×	0	0	0	001	1	1	0	
SHE	0 1	0	10	0	1 111	0	1	1 1	

```
module control_unit(
op_code, sign_reg_dest,
sign_branch, sign_mem_read,
sign_mem_to_reg, sign_mem_write,
sign_ALUsrc, sign_reg_write, sign_ALUop);
input [3:0] op_code;
output sign_reg_dest, sign_branch, sign_mem_read, sign_mem_to_reg, sign_mem_write, sign_reg_write;
output sign_ALUsrc;
output [2:0] sign_ALUop;
```

To make sure the signals are working correctly, Testbench has been written.

## Output:


```
# time= 0,opcode=0000,reg_dest=1,alu_src=0,mem_to_reg=0,reg_wrt=1,mem_read=0,mem_wrt=0,branch=0,alu_op=000
# time=20,opcode=0001,reg_dest=0,alu_src=1,mem_to_reg=0,reg_wrt=1,mem_read=0,mem_wrt=0,branch=0,alu_op=011
# time=40,opcode=0010,reg_dest=0,alu_src=1,mem_to_reg=0,reg_wrt=1,mem_read=0,mem_wrt=0,branch=0,alu_op=100
# time=80,opcode=0011,reg_dest=0,alu_src=1,mem_to_reg=0,reg_wrt=1,mem_read=0,mem_wrt=0,branch=0,alu_op=101
# time=80,opcode=0100,reg_dest=0,alu_src=1,mem_to_reg=0,reg_wrt=1,mem_read=0,mem_wrt=0,branch=0,alu_op=110
# time=100,opcode=0110,reg_dest=0,alu_src=0,mem_to_reg=0,reg_wrt=0,mem_read=0,mem_wrt=0,branch=1,alu_op=010
# time=120,opcode=0110,reg_dest=0,alu_src=0,mem_to_reg=0,reg_wrt=0,mem_read=0,mem_wrt=0,branch=1,alu_op=010
# time=140,opcode=0111,reg_dest=0,alu_src=1,mem_to_reg=0,reg_wrt=1,mem_read=0,mem_wrt=0,branch=0,alu_op=011
# time=160,opcode=1000,reg_dest=0,alu_src=1,mem_to_reg=1,reg_wrt=1,mem_read=1,mem_wrt=0,branch=0,alu_op=001
# time=180,opcode=1001,reg_dest=0,alu_src=1,mem_to_reg=0,reg_wrt=0,mem_read=0,mem_wrt=1,branch=0,alu_op=001
```

Confirmed that AluOP and Other signals are working correctly. Alu Control Module passed.

The Alu 32 we designed in the previous assignment was added to the project and the new instructions produced codes that the alu 32 could understand that is, it produced 000 for addi so that it can use the add function of alu32. Because when 000 code is entered to alu32, it adds.

Lw-Sw inst add Operation, Beq -Bne inst. Sub Operation, Slti instr. Slt Opreration .

Instr	Opcode	Func			
AND	0000	000	]	ALUop	Operation
ADD	0000	001	1		<del>                                     </del>
SUB	0000	010		000	ADD
XOR	0000	011		001	XOR
NOR	0000	100		010	SUB
OR	0000	101		011	MULT
ADDI	0001	XXX			-
ANDI	0010	XXX		100	SLT
ORI	0011	XXX		101	NOR
NORI	0100	XXX	11/	110	AND
BEQ	0101	XXX	/////	111	
BNE	0110	XXX		111	OR
SLTI	0111	XXX	1/		
LW	1000	XXX	//		
SW	1001	XXX	Yakınlaştırma		
				Windo	ws'u Etkinleştir



```
module alu_control(alu_control,opcode,funct);
```

```
input [2:0]opcode;
input[2:0] funct;
output[2:0] alu_control;
```

Here, the Opcode produced in the control unit is

used as the opcode.

Testbench was written to make sure that Alu Control works correctly.

Output:


```
# time = 0, opcode =000, func_code=000, alu_control =110
# time = 10, opcode =000, func_code=001, alu_control =000
# time = 20, opcode =000, func_code=010, alu_control =010
# time = 30, opcode =000, func_code=011, alu_control =001
# time = 40, opcode =000, func_code=100, alu_control =101
# time = 50, opcode =000, func_code=101, alu_control =111
# time = 60, opcode =011, func_code=000, alu_control =000
# time = 70, opcode =100, func_code=000, alu_control =110
# time = 80, opcode =101, func_code=000, alu_control =110
# time = 90, opcode =110, func_code=000, alu_control =101
# time = 100, opcode =010, func_code=000, alu_control =010
# time = 120, opcode =111, func_code=000, alu_control =100
# time = 130, opcode =001, func_code=000, alu_control =100
```

wave - De	wave - Detault										(IIII)						
<b>\$</b> 2 ₹	Msgs																
<b>⊕</b> -◆	-No	110	000	010	001	101	111	000	110		101	010		100	000		
<b>⊞⟨→</b>	-No	000	001	010	011	100	101	000									
<b>⊞</b> -♦	-No	000						011	100	101	110	010		111	001		

Verified Alu Control output with Aluop in Control unit signal table.

Sign Extend Module is started. And Testbench was written

## Output:



Zero Extend has been made.

4	/zeroextend_testbe	-No Data-	000000		000010		001100		110100		111111	
4	/zeroextend_testbe	-No Data-	00000000	00000	000000000	00000	000000000	000000	000000000	00000	000000000	00000
П												
п												

I implement 3x1 mux. To Select write register rt or rd according to reg dest signal this mux has been added.

```
mux2x1_5 mux3(write_reg,rt,rd,sign_reg_dest);
```

## Output:

```
# time = 0, a =010,b =100, s=0 , Result=010
# time = 10, a =101,b =001, s=1 , Result=001
```


I implemented a module that splits the instruction.


## Output:

```
# time= 0, instruction=0101011001100110110, opcode=0101, rs=011, rt=001, rd= 100, function=101, immediate=100101
# time=20, instruction=0101000001100101, opcode=0101, rs=000, rt=001, rd= 100, function=101, immediate=100101
# time=40, instruction=0001011001100101, opcode=0001, rs=011, rt=001, rd= 100, function=101, immediate=100101
VSIM 7>
```

Then I started writing my main module. First, the instruction is split. Then the control unit opcode was sent and the Signals were received. rd or rs selected according to reg\_dest signal. and entered the Register blog.

According to my datapath, immediate should go to the sign extend module.





I didn't get the correct output even though I ran the whole datapath step by step.

Each module works correctly individually, but does not work when combined.