

Electronics for embedded systems - Group 02

Gabriele Sanna 324140
Giulia Solito 329160
Ribaud Alessandرو 283309
Rong Zhu 327239

Laboratory 5

TODO swap to past tense!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

Project 1: PWM signal

We need to program the registers DIVISOR (the 50MHz clock divisor), MAXCNT (the value at which the counter resets itself; MAXCNT+2 is the number of possible duty cycle levels) and REG (the number of duty cycles levels in which the output waveform has to stay high).

We want to obtain a frequency $f_{PWM} = 10kHz$ and a number of duty cycles levels equal to 12.

Since:

$$\begin{aligned} n_{\delta} &= MAXCNT + 2 \Rightarrow MAXCNT = n_{\delta} - 2 \\ n_{\delta} &= 12 \Rightarrow MAXCNT = 10 \quad f_{PWM} = \frac{f_{count}}{MAXCNT+1} \Rightarrow f_{count} = f_{PWM} \cdot (MAXCNT + 1) \\ f_{count} &= 10kHz \cdot 11 = 110kHz \end{aligned}$$

$$DIVISOR = \frac{f_{clock}}{f_{count}} - 1 = 454$$

To obtain a DC of δ :

$$\delta = \frac{REG}{MAXCNT+1} \Rightarrow REG = \delta \cdot (MAXCNT + 1)$$

- $REG|_{\delta=0.2} = 0.2 \cdot 11 = 2.2$
- $REG|_{\delta=0.5} = 0.5 \cdot 11 = 5.5$
- $REG|_{\delta=0.8} = 0.8 \cdot 11 = 8.8$

Since the register value has to be an integer, we round these values to the closer integer:

- $REG|_{\delta=0.2} = 2$
- $REG|_{\delta=0.5} = 6$
- $REG|_{\delta=0.8} = 9$


Because of limitations on the input settings, we are forced to put a divisor value that is an integer multiple of 16 (to the binary number are added 4 zeros), so we input 448 (00011100(0000)).

Due to this approximation and to the rounding of the REG value, the output values are slightly different from the theoretical ones.

In the table below are summarized the measurement results we obtained with the oscilloscope:

	ideal DC	REG	f_{PWM}	t_{on}	t_{off}	δ	V_H	V_L
C	20%	2	10 kHz	18 μs	82 μs	18.18%	3.3 V	0 V
M	20%	2	10.1 kHz	18 μs	82 μs	18.18%	3.3 V	40 mV
C	50%	6	10 kHz	55 μs	45 μs	54.54%	3.3 V	0 V
M	50%	6	10.1 kHz	54 μs	46 μs	54.54%	3.3 V	40 mV
C	80%	9	10 kHz	82 μs	18 μs	81.82%	3.3 V	0 V
M	80%	9	10.1 kHz	81 μs	19 μs	81.82%	3.3 V	40 mV

(C stands for Computed values, M stands for Measured values)





Now we want 100 possible different DC levels, so we repeat the same procedure with different values of REG, MAXCNT and DIVISOR:

Since:

$$n_{\delta} = MAXCNT + 2 \Rightarrow MAXCNT = n_{\delta} - 2$$

$$n_{\delta} = 100 \Rightarrow MAXCNT = 98 \quad f_{PWM} = \frac{f_{count}}{MAXCNT+1} \Rightarrow f_{count} = f_{PWM} \cdot (MAXCNT + 1) \quad f_{count} = 10kHz \cdot 99 = 990kHz$$

$$DIVISOR = \frac{f_{clock}}{f_{count}} - 1 = 50$$

To obtain a DC of δ :

$$\delta = \frac{REG}{MAXCNT+1} \Rightarrow REG = \delta \cdot (MAXCNT + 1)$$

- $REG|_{\delta=0.2} = 0.2 \cdot 99 = 19.8$
- $REG|_{\delta=0.5} = 0.5 \cdot 99 = 49.5$
- $REG|_{\delta=0.8} = 0.8 \cdot 99 = 79.2$

Since the register value has to be an integer, we round these values to the closer integer:

- $REG|_{\delta=0.2} = 20$
- $REG|_{\delta=0.5} = 50$
- $REG|_{\delta=0.8} = 79$

Because of limitations on the input settings, we are forced to put a divisor value that is an integer multiple of 16 (to the binary number are added 4 zeros), so we input 48 (00000011(0000)).


Due to this approximation and to the rounding of the REG value, the output values are slightly different from the theoretical ones.

In the table below are summarized the measurement results we obtained with the oscilloscope:

theoretical							
DC	REG	f_{PWM}	t_{on}	t_{off}	δ	V_H	V_L
C	20%	20	10 kHz	20.2 μs	79.8 μs	20.2%	3.3 V
M	20%	20	10.3 kHz	19 μs	81 μs	19.59%	3.3 V
C	50%	50	10 kHz	51 μs	49 μs	51%	3.3 V
M	50%	50	10.3 kHz	49 μs	51 μs	50.5%	3.3 V
C	80%	79	10 kHz	81 μs	19 μs	81%	3.3 V
M	80%	79	10.3 kHz	77 μs	23 μs	79.38%	3.3 V

(**C** stands for Computed values, **M** stands for Measured values)





As we expected the output waveform matches the theoretical values, with only small differences due to approximation as explained above, therefore the PWM signal is correct.

Project 2: driving an external LED with a BJT transistor

TODO add introduction!!

Given parameters: $V_L = 12V$

$V_{dd} = 3.3V$

$f_{PWM} = 10kHz$

$I_{diode} = I_C = 20mA$

From the datasheet of the 2N3700:

$\beta \in (100, 300)$

$V_{CE} = 200mV$

$V_{BE} = 1.1V$

To get the diode working voltage we applied 12 V to the diode, using a very big resistor (1 k Ω) in order to be sure not to damage it, and then with the bench DDM we measured it:

$V_{diode} = 1.96V$

Resistors choice procedure: We did the calculations using $\beta = 100$ (the lower bound) in order to be sure that the base current I_B is enough to turn on the LED.

$$V_{RC} = V_L - V_{CE} - V_{diode} = (12 - 0.2 - 1.96)V = 9.84V$$

$$R_C = \frac{V_{RC}}{I_C} = \frac{9.84V}{0.02A} = 492\Omega \Rightarrow 560\Omega$$

$$V_{R_B} = V_{dd} - V_{BE} = (3.3 - 1.1)V = 2.2V$$

$$R_B = \frac{V_{R_B}}{I_B} = \frac{V_{R_B} \cdot \beta}{I_C} = \frac{2.2V \cdot 100}{0.02A} = 11k\Omega \Rightarrow 10k\Omega$$

Evaluation of power dissipation $P_{diode} = V_{diode} \cdot I_C = 0.0392W$

$$P_{R_C} = V_{R_C} \cdot I_C = 0.1968W$$

$$P_{BJT} = P_{BE} + P_{CE} = V_{BE} \cdot I_B + V_{CE} \cdot I_C = V_{BE} \cdot \frac{V_{R_B}}{R_B} + V_{CE} \cdot I_C = 0.0042W$$

$$P_{R_B} = \frac{V_{R_B}^2}{R_B} = 0.0005W$$

Since all resistors power consumption is less than 0.25 W, we can use standard 0.25W resistors. The power consumption of the BJT also is below the maximum values written in the datasheet ($P_{BJT_{MAX}} = 0.5W$, $I_{C_{MAX}} = 0.6A$)

Experiment results We applied different duty cycles to the base of the BJT: as expected, the LED turns on with different brightnesses, lineary dependant on the value of the DC applied.

Measured values: $V_{CE_{cutoff}} = 10.4V$

$$V_{CE_{saturation}} = 14mV$$

$$V_H = 3.3V$$

$$V_L = 0.22mV$$

The reason why our $V_{CE_{cutoff}}$ is smaller that the voltage supply (12 V) is due to the (small) leakage current flowing through the collector of the BJT, that causes a negligible voltage drop across the resistor R_C , but a non-negligible one across the LED, which is turned on by it.

TODO explain why saturation is different from datasheet!!!!


Project 3: Transistor delays

With an oscilloscope we measured the falling and rising time of the PWM waveform at the input of the transistor, as shown in the pictures below. The results are:

$$t_{rising} = 9.2ns$$

$$t_{falling} = 8ns$$

They are different because TODO



We then measured the delay between the PWM output rising transition and the BJT output transition:

$$t_d = 8\mu s$$

We then added a diode between base and collector to improve performances, and the new delay we measured is:

$$t_d = 1.56\mu s$$

At the end we added a capacitor in parallel to R_B and removed the diode, and we repeated the measurement:

$$t_d = 0.292\mu s$$

TODO explain lots of stuff here

Project 5: Different FPGA pin drive strengths

GPIO0[1]:

$$V_{CEsat} = 14.199mV$$

$$V_H = 3.304V$$

GPIO0[3]:

$$V_{CEsat} = 14.202mV$$

$$V_H = 3.302V$$

GPIO0[5]:

$$V_{CEsat} = 14.22mV$$

$$V_H = 3.296V$$

TODO explain something invent I mean