上海交通大学试卷(B卷) (2012至2013学年第1学期)

		班级号_			学	号		姓名		
		课程名称	数字!	电子技术	(期末)		1 12	成绩_		
F	PART 1. A1 S-I	I: True/Fla Oflip-flop is R flip-flop.	se Write "	Γ' if the sta	ntement is to	rue and 'F' nverter bet	if the state ween the	ement is fal Set and Clo	se. ock termin	als of an
F	2. Th	e 555 timer	has three	basic opera	ating mode:	s: monostal	ble, bistab	le, and asta	ible.	1
F	-	eight-bit D/								1
T	4. Th	e term synch	ironous as	applied to	counter op	erations m	eans that t	the counter	is clocked	so that
	eac	h flip-flop i	n the coun	ter is trigge	ered at the	same time.			[]
F	5. On	ce an up/dov	wn counter	begins its	count sequ	ience, it ca	nnot be re	versed.	I]
T	6. In	many cases of	counters m	ust be stro	bed in orde	er to elimin	ate glitch	es.	[]
T	7. A 3	K-K flip-flop	can be use	d as a divi	ide-by-two	frequency	divider w	ith an outp	ut duty cyc	ele of
F	8. A bit	serial-in seri at a time.	al-out shif	t register to	ransfers da	ta from one	line of a	parallel bu	s to anothe	r line one
T	9. Mc	st sequentia	l circuits c	ontain a co	mbination	al logic sec	tion and a	memory se	ection. []
F	10. An	effective tin	ne delay de gisters.	evice can b	e construct	ted by usin	g the prop	agation del	ay charact	eristic of
	Part II: questio	Multiple Ch	oices (Che	oose the or	ne alternativ	ve that best	complete	s the staten	ment or ans	wers the
	1	2	3	4 A	5	6	7	8	9	10
	A 11	12	13	14	15	16	17	18	19	20
	D	A	C	C	B	A	B	C	D	B
			14							

我承诺,我将 严格遵守考试纪 律。

承诺人:

题号	Part I	Part II	Part III						
			1	2	3				
得分									
批阅人(流水阅卷教师签名处)									

1.	Which of	the	following	is	correct	for	a	gated	D	latch?	į
----	----------	-----	-----------	----	---------	-----	---	-------	---	--------	---

- a. Q output follows the input D when the ENABLE is high.
- b. The output complement follows the input when enabled.
- c. The output toggles if one of the inputs is held high.
- d. Only one of the inputs can be high at a time.

79	Edge-triggered	flin flanc	must have	
die	Edac-ningered	1110-11008 1	must mave	

- a. very fast response times
- b. a pulse transition detector
- c. at least two inputs to handle rising and falling edges
- d. active-low inputs and complemented outputs


3.	A retriggerable one-shot has a pulse width of 10ms. 3ms	after being triggered, another
	pulse is applied. The resulting output pulse will be	ms.

- a. 7
- b. 3
- c. 13
- d. 10


4. Which of the following is not generally associated with flip-flops?

- a. Interval time
- b. Set-up time
- c. Hold time
- d. Propagation delay time


The counter shown below is a(n) _____ counter, and the correct output waveform for Q1 is _____ (The initial states of Q0 and Q1 are low.)



- a. synchronous, Q1a
- b. asynchronous, Q1b
- c. asynchronous, Q1c
- d. synchronous, Q1d
- 6. What is the output frequency of the counter in Figure shown below?




- a. 210.5 kHz
- b. 20 kHz
- c. 800 Hz
- d. 4 MHz
- 7. How many clock cycles are required to enter the data into the register in the following Figure?




- a. 31 b. 32 c. 4 d. 5
- 8. What is the modulus of a 6-stage Johnson counter? b. 64 c. 32

9. During period D on the timing diagram shown below, the decimal count sequence will be




- a. 8, 9, 0, 1
- b. 0, 1, 9, 8
- c. 7, 8, 9, 1
- d. 1, 0, 9, 8

10. The purpose of the connection between 'C' of the 'CTR DIV 10' circuit and the 'EN' of the 'BCD/DEC' circuit in following Figure is to and is referred to as




- a. speed up the counter, strobing
- b. clock the counter, strobing
- c. reduce the number of inputs, enabling
- d. eliminate glitches, strobing
- 11. Which of the DATA OUT waveforms in the following Figure is correct?



- a. DATA OUT d
- b. DATA OUT c.
- c. DATA OUT a.
- d. DATA OUT b.

12. What type of device is shown in the following Figure?



BEUTE						DIFUTE							
	MODE		LAL D	SEF	IAL	F-4	10	AL.	FL	UA	08	3"	(0)
TEAR	31	30	1.22	LEFT	RIGHT	10	DI		De	1000	4.4		2000
1	X	30	1/4	30	76	1 %		1	*		1		16
H	X	×	2	30		1%	Y.	17.	X	PAC	QE	150	5290
H	11	11	1	36	25	1	5	100	6	1 3	1		4
H	1	33	1	W	H	X	X	X	7	H	QAn	. Fire	7 n
31	1	8	1	30	1	1 %	16	X	X	1	QAn	QBn	202
H	H	1	1	11	Y.	X	X	5	X	QEn	QCn.	QDN	16
H	H	-	1	L	X.	X	×	30	X	QBn	QCn.	QIn	1
14	1	1	X	12	35	X	×	X	×	DAU	020	000	0000


Figure 1

- a. 4-bit bidirectional universal shift register
- b. 2-way parallel-in serial-out bidirectional register
- c. Parallel-in parallel-out shift register with bidirectional data flow
- d. 2-bit serial-in 4-bit parallel-out bidirectional shift register
- 13. Referring to Figure 1, what action takes place during the interval labeled 'X' on the timing diagram a. Data is shifted left through the register.

 - b. Parallel data is entered into the register.
 - c. Data is shifted right through the register.
 - d. Serial data is entered into the register.

- 14. In order to use a shift register as a counter,
 - a. serial-in serial-out register must be used.

 - b. the register's serial input is the counter input and the serial output is the counter output.
 - c. the serial output of the register is connected back to the serial input of the register. d. the parallel inputs provide the input signal and the output signal is taken from the serial data
- 15. A serial data path needs a 2000 ns delay. Which output from the circuit below will provide the correct delay?




(Data shifts from Q0 toward Q7)

a. Q7 b.Q3 c.Q1 d. Q0

- 16. What type of op-amp circuit does not typically have a feedback path connected between its output and either of its input pins?
 - a. A comparator
 - b. A current multiplier
 - c. An open-loop amplifier
 - d. An inverter
- 17. Which of the statements below best describes the basic operation of a dual-slope A/D converter?
 - a. A ramp generator is used to enable a counter through a comparator. When the ramp voltage equals the input voltage the counter is latched and then reset. The counter reading is proportional to the input voltage since the ramp is changing at a constant V/second rate.
 - b. Two ramps are generated: one by the input voltage and the other by a reference voltage. The input voltage ramp charges the integrating capacitor, while the reference voltage discharges the capacitor and enables the counter until the capacitor is discharged, at which time the counter value is loaded into the output latches.
 - c. The input voltage is used to set the frequency of a voltage-controlled oscillator (VCO). The VCO quits changing frequency when the input voltage stabilizes. The frequency of the VCO. which is proportional to the analog input voltage, is measured and is displayed on the digital display as a voltage reading.
 - d. A ramp voltage and analog input voltage are applied to a comparator. As the input voltage causes the integrating capacitor to charge, it will at some point equal the ramp voltage. The ramp voltage is measured and displayed on the digital panel meter.

18. The 2's comp.	lement of binary	110110 is	
a. 110100	b. 001001	c. 001010	d. 101010



- a. The ability to resolve between forward and reverse steps when sequenced over its entire ran
- b. It is the reciprocal of the number of discrete steps in the D/A output.
- c. It is the comparison between the actual output of the converter and its expected output.
- d. It is the deviation between the ideal straight-line output and the actual output of the conver
- 20. How many gates, including inverters, are required to implement the equation,

X = ACD + AB(CD + BC), after simplification with Boolean algebra?

a. 3 b. 5 c. 7 d. 9


Part III: SHORT ANSWER. Write the word, phrase or draw a block diagram that best complete each statement or answers the question.

1. There are 4 decoders and two OR gates. The inputs number of each OR gate is less than 8. U the decoders and OR gates to implement the following two functions expressed in Karnaugh (Hint: implement the four min-terms in a same row/column with a single output of a decoder


ab	~	01	11	10	ab	8	01	11	10
8	1	01	11	1	8	1	01		1
01	1			1	01		1		1
11	1	1		1	11		1		
10	1				10	1	1	1	1
	100	•						g	


Decoder's truth table:

EN	a	b	0	1	2	3
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1



 $f = \overline{ab} + \overline{db} + \overline{cb} + \overline{cda}$ $g = \overline{ab} + \overline{db} + \overline{cab}$





B 卷 & 12 頁 卷 8 页

- For the Binary-Weighted-Input Digital to Analog Converter (DAC) in the figure, please answer the questions below
 - (a) Please determine the ideal resistance values for the resistors R2 ~ R4 in the DAC in the
 - (b) Now suppose the actual resistance values of R2 ~ R4 are 10% higher than the ideal values, respectively. Please determine the output voltage (in volts) and the conversion error (in percentage) as compared with an DAC with ideal R2 ~ R4 resistance values, when the digital input is (1011)₂ and input voltages are ideal (5V for HIGH and 0V for LOW).

a) Rozlok Rozak Rezdoka


b) When input is 1011

Vout =
$$-2KVL\left(\frac{tV}{R_4} + \frac{tV}{R_3} + \frac{tV}{R_1}\right)$$


jdeal Vout = -2.75 V : R4:40KM. R3=20KM

actual R==44KM Rs=>xk A

$$= \frac{2.75 - 2682}{3.75} \times 100 \% = 2.5\%$$




- When a push button is pressed or released, the contacts will bounce between the on and off states for a fraction of a local parties of a local parties. for a fraction of a second. Because of this, the output from a push button must be de-bounced before it can be used by before it can be used by other digital circuits. The figure below illustrates the output from a button press. Please answer the following questions.
 - (a) Explain why and how a 555 timer can be used as a de-bouncing circuit;
 - (b) Assume the resistance value of all resistors is $10K\Omega$. Draw the de-bouncing circuit with proper capacitor values in the 555 timer below.





ish ra)

当 Buton 投下可可 one-shot 的版出出 timer, 之后各最落 对其形影响, 等至 pulse winth 好後. (b) T=RC tu=20ms=11RC

(b)
$$T=RC$$
 $tw=20mS=1.1RC$
 $C=\frac{tw}{1.1R}\approx 1.82$ MT-







Design a serial detector which can detect the 1101 appeared, by using two edge triggered J-K Flip Flops. The detector has one input and one output.


The following is an appeared of the following is an appeared output.


The following is an example of the relationship between the input and output.


Input x 00 1 0 1 1 0 1 0 1

Output y 0 0 0 0 0 1 0 0 1 0 0

(a) Draw the state diagram of the detector. (Hint: the state diagram has 4 states. And denote state transitions with input x and output y as the example shown on the right.)









$$J_0 = Q_1 \times + Q_1 \times K_0 = Q_1 + X$$

$$J_1 = Q_1 \times K_1 = Q_2 \cdot K_1$$



 $K_0 \bar{Q}_0$



100 100 ?