


# Computer Architecture

Big Picture


# NAND TO APPS

## Nand to Tetris: the big picture



# NAND TO APPS

## Nand to Tetris: the big picture



# Hello World

---

```
// First Example in Programming 101
Class Main {
    function void main() {
        do Output.printString("Hello World!");
        do Output.println(); // New line
        return;
    }
}
```

## How do these letters do anything?

---

```
// First Example in Programming 101
Class Main {
    function void main() {
        do Output.printString("Hello World!");
        do Output.println(); // New line
        return;
    }
}
```


p  
112

r  
114

i  
105

# Nand to Tetris, Part I

---



# Hardware Part

## Building a chip: design


### chip abstraction

Xor: outputs 1 if exactly one of its inputs is 1, otherwise outputs 0.

a	b	out
0	0	0
0	1	1
1	0	1
1	1	0




### chip diagram



# Hardware Part

## Building a chip: design

chip diagram



specify

HDL program

```
CHIP Xor {
  IN a, b;
  OUT out;

  PARTS:
    Not (in=a, out=nota);
    Not (in=b, out=notb);
    And (a=a, b=notb, out=aandnotb);
    And (a=nota, b=b, out=notaandb);
    Or (a=aandnotb, b=notaandb, out=out);
}
```



## Nand to Tetris, Part I


---

You have built a complete functioning computer

- That can run anything including games like Tetris
- Using only modest Nand gates



a	b	Nand
0	0	1
0	1	1
1	0	1
1	1	0



# Low level languages

## Programming at the end of Part I: Hack

### Hack assembly code (source language)

```
// Computes RAM[1]=1+...+RAM[0]
@i
M=1    // i = 1
@sum
M=0    // sum = 0

(LOOP)
@i     // if i>RAM[0] goto STOP
D=M
@R0
D=D-M
@STOP
D;JGT
@i     // sum += i
D=M
@sum
M=D+M
@i     // i++
M=M+1
@LOOP // goto LOOP
0;JMP
...
```

### Hack binary code

```
0000000000010000
1110111111001000
0000000000010001
1110101010001000
0000000000010000
1111110000010000
0000000000000000
1111010011010000
0000000000010010
1110001100000001
0000000000010000
1111110000010000
0000000000010001
1111000010001000
0000000000010000
1111110111001000
0000000000000100
1110101010000111
...
```

- How can we construct hardware units for basic operations?

# Boolean Logic

## Boolean Values



F

T

N

Y

0

1

# Boolean Operation

(x AND y)

$x \wedge y$

x	y	AND
0	0	0
0	1	0
1	0	0
1	1	1

(x OR y)

$x \vee y$

x	y	OR
0	0	0
0	1	1
1	0	1
1	1	1

NOT(x)

$\neg x$

x	NOT
0	1
1	0

$\text{NOT}(0 \text{ OR } (1 \text{ AND } 1)) = \text{NOT}(0 \text{ OR } 1) = \text{NOT}(1) = 0$

# Boolean Identities

## Boolean Identities

- $(x \text{ AND } y) = (y \text{ AND } x)$
  - $(x \text{ OR } y) = (y \text{ OR } x)$
  - $(x \text{ AND } (y \text{ AND } z)) = ((x \text{ AND } y) \text{ AND } z)$
  - $(x \text{ OR } (y \text{ OR } z)) = ((x \text{ OR } y) \text{ OR } z)$
  - $(x \text{ AND } (y \text{ OR } z)) = (x \text{ AND } y) \text{ OR } (x \text{ AND } z)$
  - $(x \text{ OR } (y \text{ AND } z)) = (x \text{ OR } y) \text{ AND } (x \text{ OR } z)$
  - $\text{NOT}(x \text{ AND } y) = \text{NOT}(x) \text{ OR } \text{NOT}(y)$
  - $\text{NOT}(x \text{ OR } y) = \text{NOT}(x) \text{ AND } \text{NOT}(y)$
- Commutative Laws
- Associative Laws
- Distributive Laws
- De Morgan Laws

# De Morgans Teorem

$(X + Y)' = X' \cdot Y'$   
 NOR is equivalent to AND  
 with inputs complemented

X	Y	X'	Y'	$(X + Y)'$	$X' \cdot Y'$
0	0	1	1	1	1
0	1	1	0	0	0
1	0	0	1	0	0
1	1	0	0	0	0

$(X \cdot Y)' = X' + Y'$   
 NAND is equivalent to OR  
 with inputs complemented

X	Y	X'	Y'	$(X \cdot Y)'$	$X' + Y'$
0	0	1	1	1	1
0	1	1	0	1	1
1	0	0	1	1	1
1	1	0	0	0	0

- ◆ Example: Find the complement of  $Z = A'B'C + A'BC + AB'C + ABC'$

$$\begin{aligned}
 Z' &= (A'B'C + A'BC + AB'C + ABC')' \\
 &= (A'B'C)' \cdot (A'BC)' \cdot (AB'C)' \cdot (ABC')' \\
 &= (A+B+C') \cdot (A+B'+C') \cdot (A'+B+C') \cdot (A'+B'+C)
 \end{aligned}$$

# Boolean Algebra

- Simplifying boolean expression via boolean algebra

Boolean Algebra

$$\begin{aligned} & \text{NOT}(\text{NOT}(x) \text{ AND } \text{NOT}(x \text{ OR } y)) = \\ & \text{NOT}(\text{NOT}(x) \text{ AND } (\text{NOT}(x) \text{ AND } \text{NOT}(y))) = \\ & \text{NOT}((\text{NOT}(x) \text{ AND } \text{NOT}(x)) \text{ AND } \text{NOT}(y)) = \\ & \text{NOT}(\text{NOT}(x) \text{ AND } \text{NOT}(y)) = \\ & \text{NOT}(\text{NOT}(x)) \text{ OR } \text{NOT}(\text{NOT}(y)) = \\ & x \text{ OR } y \end{aligned}$$

Double Negation



- Same conclusion with truth table..

Boolean Algebra

$\text{NOT}(\text{NOT}(x) \text{ AND } \text{NOT}(x \text{ OR } y)) =$

x	y	
0	0	0
0	1	1
1	0	1
1	1	1

$= x \text{ OR } y$

# Boolean Function

## Boolean Functions

$$f(x, y, z) = (x \text{ AND } y) \text{ OR } (\text{NOT}(x) \text{ AND } z)$$

x	y	z	f
0	0	0	
0	0	1	1
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

$(0 \text{ AND } 0) \text{ OR } (\text{NOT}(0) \text{ AND } 1) =$   
 $0 \text{ OR } (1 \text{ AND } 1) =$   
 $0 \text{ OR } 1 = 1$

# Boolean Function

## Boolean Functions

$$f(x, y, z) = (x \text{ AND } y) \text{ OR } (\text{NOT}(x) \text{ AND } z)$$

Formula

x	y	z	f
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Truth table

## Truth Table to Boolean Expression

---

x	y	z	f
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

(NOT(x) AND NOT(y) AND NOT(z))

OR

(NOT(x) AND y AND NOT(z))

OR

(x AND NOT(y) AND NOT(z))

- Finding the shortest expression NP hard problem

### Truth Table to Boolean Expression

---

$(\text{NOT}(x) \text{ AND } \text{NOT}(y) \text{ AND } \text{NOT}(z))$

OR

$(\text{NOT}(x) \text{ AND } y \text{ AND } \text{NOT}(z))$

OR

$(x \text{ AND } \text{NOT}(y) \text{ AND } \text{NOT}(z))$

=

$(\text{NOT}(x) \text{ AND } \text{NOT}(z)) \text{ OR } (x \text{ AND } \text{NOT}(y) \text{ AND } \text{NOT}(z))$

=

$(\text{NOT}(x) \text{ AND } \text{NOT}(z)) \text{ OR } (\text{NOT}(y) \text{ AND } \text{NOT}(z))$

=

$\text{NOT}(z) \text{ AND } (\text{NOT}(x) \text{ OR } \text{NOT}(y))$

## Theorem

---

Any Boolean function can be represented using an expression containing AND, OR and NOT operations.

## Theorem

---

Any Boolean function can be represented using an expression containing AND and NOT operations.

**Proof:**

$$(x \text{ OR } y) = \text{NOT}(\text{NOT}(x) \text{ AND } \text{NOT}(y))$$

# Question

What would be the logical equivalent of  $\text{NAND}(x,x)$ ?

Remember  $\text{NAND}(x,x)$  is defined to be  $\text{NOT}(x \text{ AND } x)$ . Here is the truth table.

x	y	NAND
0	0	1
0	1	1
1	0	1
1	1	0

- ☐ x
- ☐  $\text{OR}(x,x)$
- ☐  $\text{AND}(x,x)$
- ☐  $\text{NOT}(x)$



## Theorem

---

Any Boolean function can be represented using an expression containing only NAND operations.

### **Proof:**

$$1) \text{ NOT}(x) = (x \text{ NAND } x)$$

$$2) (x \text{ AND } y) = \text{NOT}(x \text{ NAND } y)$$


$$3) (x \text{ OR } y) = \text{NOT}(x) \text{ NAND } \text{NOT}(y)$$

### Desired AND Gate



$$Q = A \text{ AND } B$$

### NAND Construction



$$= (A \text{ NAND } B) \text{ NAND } (A \text{ NAND } B)$$

### Truth Table


Input A	Input B	Output Q
0	0	0
0	1	0
1	0	0
1	1	1

### Desired OR Gate



$$Q = A \text{ OR } B$$

### NAND Construction



$$= (A \text{ NAND } A) \text{ NAND } (B \text{ NAND } B)$$

### Truth Table

Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	1

# Logic Gates

- Now we are going from abstract boolean logic to computer parts

## Gate Logic


---

- A technique for implementing Boolean functions using logic gates
- Logic gates:
  - Elementary (Nand, And, Or, Not, ...)
  - Composite (Mux, Adder, ...)

# Elementary logic gates: Nand

---

gate diagram:



functional  
specification:


if (a==1 and b==1)  
then out=0 else out=1

truth table:


a	b	out
0	0	1
0	1	1
1	0	1
1	1	0

## Elementary logic gates: And, Or, Not


---



```
if (a==1 and b==1)
then out=1 else out=0
```




```
if (a==1 or b==1)
then out=1 else out=0
```




```
if (in==0)
then out=1 else out=0
```

# Composite gates

---




```
if (a==1 and b==1 and c==1)
  then out=1 else out=0
```




## Gate Interface / Gate Implementation


gate interface




```
if (a==1 and b==1 and c==1)
  then out=1 else out=0
```



# Circuit implementations



a	b	out
0	0	0
0	1	0
1	0	0
1	1	1



a	b	out
0	0	0
0	1	1
1	0	1
1	1	1



- **HARDWARE DESCRIPTION LANGUAGES**

# Hardware Part

## Building a chip: design


### chip abstraction

Xor: outputs 1 if exactly one of its inputs is 1, otherwise outputs 0.

a	b	out
0	0	0
0	1	1
1	0	1
1	1	0




### chip diagram



# Hardware Part

## Building a chip: design

chip diagram



specify

HDL program

```
CHIP Xor {  
  IN a, b;  
  OUT out;  
  
  PARTS:  
    Not (in=a, out=nota);  
    Not (in=b, out=notb);  
    And (a=a, b=notb, out=aandnotb);  
    And (a=nota, b=b, out=notaandb);  
    Or (a=aandnotb, b=notaandb, out=out);  
}
```

- We can build the chip via using computers

## Building a chip: simulation / testing

HDL program + test script

```
CHIP Xor {  
  IN a, b;  
  OUT out;  
  PARTS:  
    Not (in=a, out=nota);  
    Not (in=b, out=notb);  
    And (a=a, out=andab);  
    And (a=nota, out=andnota);  
    Or (a=andab, out=out);  
    Or (a=andnota, out=out);  
}
```

```
output-file And.out,  
output-list a b out;  
set a 0, set b 0, eval,  
output;  
set a 0, set b 1, eval,  
output;  
set a 1, set b 0, eval,  
output;  
set a 1, set b 1, eval,  
output;
```




simulate

Hardware Simulator



# Design: from requirements to interface



outputs 1 if one, and only one, of its inputs, is 1.

a	b	out
0	0	0
0	1	1
1	0	1
1	1	0

## Requirement:

Build a gate that delivers this functionality

```
/** Xor gate: out = (a And Not(b)) Or (Not(a) And b) */
```

```
CHIP Xor {
```

```
  IN a, b;
```


```
  OUT out;
```

```
  PARTS:
```

```
    // Implementation missing
```

```
}
```

# Design: from requirements to gate diagram



outputs 1 if one, and only one, of its inputs, is 1.

a	b	out
0	0	0
0	1	1
1	0	1
1	1	0

Requirement:

Build a gate that delivers this functionality




General idea:


out=1 when:

a And Not(b)

Or

b And Not(a)





interface

```
/** Xor gate: out = (a And Not(b)) Or (Not(a) And b) */
```

```
CHIP Xor {
```

```
  IN a, b;
```

```
  OUT out;
```

```
  PARTS:
```

```
  Not (in=a, out=nota);
```

```
  Not (in=b, out=notb);
```

```
  And (a=a, b=notb, out=aAndNotb);
```


```
  And (a=nota, b=b, out=notaAndb);
```

```
  Or (a=aAndNotb, b=notaAndb, out=out);
```

implementation

```
/** Xor gate: out = (a And Not(b)) Or (Not(a) And b) */
```

```
CHIP Xor {  
  IN a, b;  
  OUT out;  
  
  PARTS:  
    Not (in=a, out=nota);  
    Not (in=b, out=notb);  
    And (a=a, b=notb, out=aAndNotb);  
    And (a=nota, b=b, out=notaAndb);  
    Or (a=aAndNotb, b=notaAndb, out=out);  
}
```




- HDL is a functional / declarative language
- The order of HDL statements is insignificant
- Before using a chip part, you must know its interface. For example:  
Not(in= ,out=), And(a= ,b= ,out= ), Or(a= ,b= ,out= )



# Hardware simulation in a nutshell



simulate




## Simulation options:

- Interactive

# Interactive simulation (using Xor as an example)

Xor.hdl

```
CHIP Xor {  
  IN a, b;  
  OUT out;  
  
  PARTS:  
    Not (in=a, out=nota);  
    Not (in=b, out=notb);  
    And (a=a, b=notb, out=aAndNotb);  
    And (a=nota, b=b, out=notaAndb);  
    Or (a=aAndNotb, b=notaAndb, out=out);  
}
```



## Simulation process:

- Load the HDL file into the hardware simulator
- Enter values (0's and 1's) into the chip's input pins (e.g. a and b)
- Evaluate the chip's logic
- Inspect the resulting values of:
  - The output pins (e.g. out)
  - The internal pins (e.g. nota, notb, aAndNotb, notaAndb)

# Interactive simulation

Hardware Simulator (2.5) - /Users/shimonschocken/Desktop/nand2tetris/week 1/Xor.hdl

File View Run Help

Chip Name: Xor

Input pins

Name	Value
a	0
b	1

Output pins

Name	Value
out	1

HDL

```
CHIP Xor {  
  IN a, b;  
  OUT out;  
  
  PARTS:  
    Not (in=a, out=nota);  
    Not (in=b, out=notb);  
    And (a=a, b=notb, out=aAndNotb);  
    And (a=nota, b=b, out=notaAndb);  
    Or (a=aAndNotb, b=notaAndb, out=out);  
}
```

Internal pins

Name	Value
nota	1
notb	0
aAndNotb	0
notaAndb	1

2. evaluate the chip logic

1. manipulate input pins

HDL code

# Main Parts of CPU

- A basic 16 bit computer processing unit has following parts:


<u>Elementary logic gates</u>	<u>16-bit variants</u>	<u>Multi-way variants</u>
▣ Not	▣ Not16	▣ Or8Way
▣ And	▣ And16	▣ Mux4Way16
▣ Or	▣ Or16	▣ Mux8Way16
▣ Xor	▣ Mux16	▣ DMux4Way
▣ Mux		▣ DMux8Way
▣ DMux		

# Implement Function via Basic Gates

- In a **decoder** when we give 0,0,0 to the input the first output becomes 1 the others become 0; when we give 0,0,1 to the input the first output becomes 1 the others become 1; it goes like this...
- Boolean Expressions for outputs:
- $O_7=ABC$ ;  $O_6=ABC'$ ;  $O_5=AB'C$ ;  $O_4=AB'C'$ ;  $O_3=A'BC$ ;  $O_2=A'BC'$ ;  $O_1=A'B'C$ ;  $O_0=A'B'C'$
- The truth table and chip design is below

3 to 8 Decoder – Truth Table




A	B	C	$O_7$	$O_6$	$O_5$	$O_4$	$O_3$	$O_2$	$O_1$	$O_0$
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0



# 2 bit adder

- The boolean expressions of outputs  $S = A'B + B'A = A \oplus B$  ;  $C = AB$

Truth Table			
Input		Output	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



## 2-bit adder with nand gates

- $S = A'B + AB' = \text{XOR } B$  ;  $C = AB$
- we can represent all boolean expressions using NAND

$$\text{NOT}(x) = (x \text{ NAND } x);$$

$$(x \text{ AND } y) = \text{NOT}(x \text{ NAND } y);$$

$$(x \text{ OR } y) = \text{NOT}(x) \text{ NAND } \text{NOT}(y)$$

$$A'B = \text{NOT}(A' \text{ NAND } B)$$

$$AB' = \text{NOT}(A \text{ NAND } B')$$

$$A'B + AB' = \text{NOT NOT}(A' \text{ NAND } B) \text{ NAND } \text{NOT NOT}(A \text{ NAND } B')$$

$$A'B + AB' = (A' \text{ NAND } B) \text{ NAND } (A \text{ NAND } B')$$

$$S = ((A \text{ NAND } A) \text{ NAND } B) \text{ NAND } (A \text{ NAND } (B \text{ NAND } B))$$

$$C = AB = \text{NOT}(A \text{ NAND } B) = (A \text{ NAND } B) \text{ NAND } (A \text{ NAND } B)$$

$$S = ((A \text{ NAND } A) \text{ NAND } B) \text{ NAND } (A \text{ NAND } (B \text{ NAND } B))$$

$$C = (A \text{ NAND } B) \text{ NAND } (A \text{ NAND } B)$$

Circuit Design with NAND:




Figure 1