Programmable Logic Devices (PLD)

- Programmable logic devices are AND-OR logic
circuits

ywhich can be programmed by the user

- we consider three main types of PLDs:

- 1. Read Only Memory (ROM)
- 2. Programmable Logic Array (PLA)
- 3. Programmable Array Logic (PAL)


# Read Only Memory (ROM)

-there exist various types of ROMS such as
PROM (Programmable ROM)

EPROM (Electrically PROM)

EEPROM (Electrically Erasable PROM)

- the general structure is given as follows




- the ROM circuit is a combinational circuit


by that implements in Boolean functions

of a variables in sum of minterms form

- the circuit is composed of an n-input decoder and m OR sates



- and equivalently represented as follows



Note that;


- if the input sequence is (x, ... x,), then the binary information of m bits, namely, (fr...fm) is stored at address (x1...xn)

by justifying why it is referred as "Read only Memory

However; - keep in mind that this is a combinational logic circuit 19thus every combinational logic circuit can be interpreted as a ROM circuit Programmable Logic Array (PLA) -the general structure can be given by X1 Programmable : Programmable OR Array Array > fm - a typical PLA circuit involves 16 inputs, 48 AND gates, and 8 outputs Note that; - a PROM with 16 inputs has 2 has 2 AND getes Lywhile PLA has only 48 AND gates Hence; - a PROM with 16 inputs and 8 outputs

is capable of storing 216 times 8 bits of binary information -so does a PLA of the same size Lybut with significantly less number of AND sates: 7.3

### Programmable Array Logic (PAL) - the general structure can be shown as



- since only the AND gates are programmable Byit is not as Plexible as PLA

Note that;

- ROM, PLA and PAL devices can be mask programmable or field programmable

## mask programming

- the customer provides a program table to the manufacturer

Lywhich is used by the vendor to produce a custom-made PLD that has the internal logic specified by the customer

### field programming

- it uses a field-programmable logic array Which can be programmed by the user with a commercial hardware programming

#### Boolean functions and PLDs

- multiple number of Boolean functions can be implemented using ROM, PLA, or PAL
- simply because PLDs generate either entire minterms or several product terms

Which are ORed and obtained as

- we need to handle each PLD in a different way

Namely,

ROM: All minterms are available form Obtain the sum of minterms for each Boolean function.

PLA: AND terms are in limited number.

Minimize the Boolean functions such
that common product terms are
obtained

PAL: Minimize the Boolean Functions individually such that each function individually such that each function is implemented with at most a certain number of AND gates

example. Consider the following Boolean functions P1 (X1, X2, X3) = Em (1,2,3,5) f<sub>2</sub> (x<sub>1</sub>, x<sub>2</sub>, x<sub>3</sub>) = Σm (1,3,6,7) Po (x1, X2, X3) = \( \int \mathre{(0,1,6,7)} Implement f1, f2, f3 using an appropriate size ROM. -we need to employ an 8x3 ROM decoder \*: in tact where +: no in tact - We find that at the following addresses, information stored addresses the corresponding 3 bits of data are stored

example. Consider the following Boolean Punctions f1 (X1, X2, X3, X4) = ∑m (0,1,2,6,7,8,5,12,14,15) f2(X1, X2, X3, X4) = \(\Sigma\) (2,3,5,11,12,13) both {fi,fi'} and {fz,fz'} -we minimize 00 0 0 1 1 1 1 0 7 11 1 4 0 0 10 0 0 10 11000  $f_2 = X_1 X_2 X_3 + X_2 X_3 X_4 + X_1 X_2 X_3 + X_2 X_3 X_4$  $f_1 = X_2 X_3 + X_2 X_3$ +  $X_1 X_3 X_4 + X_4 X_3 X_4$ P2 = X2 X3 + X2 X3 F1 = X1 X2 X3 + X2 X3 X4 + X1 X2 X4+ X1 X2 X4 + X2 X3 X4 + X1 X2 X3 -we can see that fi and fi have the

-we can see that fr and fr have the greatest number of common terms

orectest number of common terms

-the PLA implementation table is given by

Product terms	$\times_1$	$X_z$	$X_3$		FI	Fz	
1	_	1	1		1	1	
2	-	0	0	bagazzeth.	1	1	
3	0	and the same of th	1	0	1	-	
4	1	-	$\bigcirc$	$\circ$	1		8
5	0	1		0	es/final	7	
6	1	0		0		1	

-then the PLA has 4 inputs, 6 AND gates, and 2 outputs

