Miscellaneous Problems


Problem 1) Design a combinational circuit that accepts 4-bit binary number and generates a 3-bit binary number and generates the square binary number output that approximates the square root of the number. For example, if the square root is root of the number are result of 4. If the square root is 3.5 or larger, it gives a result of 4. If the square root is less than 3.5 and greater than or equal to 2.5, give a less than 3.5 and greater than or equal to 2.5, give a result of 3. Implement the circuit using three result of 3. Implement and external logic gates 4-to-1 line multiplexers and external logic gates if needed.

Solution. We tabulate the truth table as follows

olutio	on. V	Ve +	abulat	e Trie			
A3	, 1		Ao	F-2	F	Fo	
0	0		0	0	0	0	$F_2 = 0$
0		0	7	0	0	7	$F_1 = A_1 A_0$ $F_0 = A_1 A_0 + A_0 A_1$
0	0	1	1	0	7		
0	1	0	0	0	7	0	$F_2 = 0$ $F_1 = 1$
0	1	0	1	0	7	0	$F_0 = A_1 A_0$
0	7		1	0	1	7	
1	0		0	0	7	7	$F_2 = 0$ $F_1 = 1$ T_2
1	\bigcirc	0	7		1	7	Fo = 1
1	\circ	1	0		1	7	
7	0		1	0	7	7	$F_2 = A_1 + A_0$
1	1		1	1	0	0	$F_1 = A_1 A_0$ T_3
1	1	1	\circ	1	0	0	Fo = A, A,
7	7	7	. 1	1	0	0	

- we choose As, Az as the select (control) inputs of the 4-to-1-line multiplexers

-then we can represent Fz, F1, Fo in terms of MP



Problem 2) Design a binery multiplier circuit that can multiply two three-bit binery numbers AzAIAO and BzBIBO. The only available logic circuit elements are AND gates, half adders and full adders.

a. Drow the overall logic circuit diagram.

b. If one needs to multiply two two-bit binary numbers, is it possible to employ the three-bit binary multiplier circuit? How? Explain.

Solution. We consider

Az A1 A0

B2 B1 B0

X


B0A2 B0A1 B0A0

B1A2 B1A1 B1A0

B2A0 B2A1 B2A0

+

S4 S3 S2 S1 S0



b. The enswer is YES. We only need to set Az and Bz as O or just connect to ground.


Problem 3) Consider a combinational circuit that squares a two-bit binary number.

Or. Minimize the number of the product terms and specify the minimum possible size of the PLA specify the minimum possible size of the PLA that can implement the two-bit square generator. The Derive the PLA programming table for the two-bit square generator.

MP1.3

C. Draw the logic circuit diagram for the PLA that implements the two-bit square generator. Solution. We have C. A, Ao S3 S2 S1 S0 0 0 0 0 0 0 100100 1 1 0 0 7 -we find that S1 = 0 $S_3 = A_1 A_0$, $S_3 = A_1 + A_0$ S2 = A1 A0, S2 = A1+ A0 So = A, Ao + A, Ao $=(A_1+A_1)A_0$ $= A_0$, $S_0' = A_0$ - we do NOT need to implement So because it is already equal to Ao. Hence; -we only need 2 product terms, that is PLA size should be ZXZXZ b. Product terms An Ao S3 S2 A, A. 1 MP1.4

C. The PLA circuit diagram is drawn as follows:



Problem 4) Given that

prove using algebraic manipulation for a general Boolean algebra with axioms/theorems that

(Note: A,B,C can have values other than 0 and 1)

Solution. We have


$$AC + A'B + BC = AC + A'B + BC + O$$

$$= AC + A'B + BC + A \cdot B$$

$$= (A + B)C + (A' + A)B$$

MP 1.5

Problem 5) Consider the following sequential circuit.



a. Identify the task that the accorded T flip-flops implements.

b. Design a sequential circuit that counts 0-7-12-14-1 and 1-16-13-15-11 using JK type flip-flops.

Solution.

Hence;

$$Q_{o}(+1) = Q_{o}(+) \oplus 1$$

= $Q_{o}(+) \cdot 1' + Q_{o}(+) \cdot 1$
= $Q_{o}(+)$

$$Q_1(++1) = Q_1(+) \oplus Q_0(+)$$

$$Q_2(+1) = Q_2(+) \oplus Q_1(+)$$

Qo(++1) Q1(++1) Q2(++1) $Q_1(+)$ $Q_2(+)$ Q. (+) state diagram is obtained as circuit justifies to be a counter -the two different counting sequences: with

the

derive

state table as follows

b. We tobulate the extended state toble employing three JK type flip-flops A, B, C

YA	40	yc	YA	Yo	Yc	JA	KA	JB	Ko	Jc	Kc
0	0	0	1	1	1			1			
\bigcirc	0	1	1						d 1	0	1 d
\circ	1	0	7	0		1			1	,	0
0	7	1	1	0			d		d		d
1	0	0	0	0		d			1	d	\circ
Processor	0	1	0	\bigcirc	1	C			d	1	
1	1	0	0	7	1	d	1	0	0	-1	d
1	1	1	0	1	0	d	1	d	0	d	
		Magazin and American State of the State of t		,			A CORPORATION OF STREET		THE PARTY NAMED IN COLUMN TWO IS NOT THE PARTY NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO IS NAMED		
\	yY		1 11	10			The second secon		-		

$$J_A = K_A = 1$$

(c: y3 0 1 · 1 · 1

$$K_{c} = y_{A}y_{B} + y_{A}y_{B}$$
$$= (y_{A} + y_{B})'$$

MP 1.8

