
Selected Problems - VII

Problem 1) Consider the following ways for obtaining a D latch, and in each case draw the logic diagram and verify the circuit operation:

a. Use NOR gates for the SR latch part and AND gates for the other two. An inverter may be needed b. Use NOR gates for all four gates. Inverters may be needed.

C. Use four NAND getes only (without an inverter).

Solution. We have a D letch constructed by four NAND gates plus on inverter




C	D	Q(+H)
0	×	No change
1	0	O (Reset)
1	1	1 (Set)

D		&
C-		Ø'

С	0	Q(++1)
0	×	No change
1	0	O(Reset)
1	1	1 (Set)

b.D.		
		0
	5	Q'

C	D	Q(++1)
0	×	No change
1	0	O(Reset)
1	1	1 (Set)




Problem 2) Construct a JK flip-flop using a D flip-flop, a z-to-1-line multiplexer and an inverter. Solution. Note that for a JK flip-flop, we

neve

-now choosing y as the select input of the z-to1-line multiplexer, and J as the O-input and
1-line multiplexer, and J he multiplexer gives

K' as the 1-input of the multiplexer gives



Problem 3) A PN flip-flop has four operations, clear to 0, no change, complement, and set to 1, when inputs Pand N are 00,01,10, and 11, respectively.


a. Tabulate the characteristic table.

b. Derive the characteristic equation.

25 7.2

C. Tabulate the excitation table. d. Show how the PN flip-flop can be converted to a D flip-flop. Solution. N clear to 0 No change Complement Set to 1 1 "characteristic equation" Y=Py+Ny+PNy C. 0,d 1,d d,1 d,0 "excitation table" d. We simply drive P and N inputs of the PN flip-flop with the Dinput as follows DPNY 000 Clearto O 1 | Set to 1 1 1

Problem 4) Consider the following sequential circuit shown as



a. Derive the state table of the sequential circuit. b. Draw the state diagram of the sequential circuit

Solution. We have


$$S = a \oplus b \oplus y$$
 "output eqn."
 $C = ab + (c \oplus b)y$ "Plip-Plop input eqn."

Hence;

a.

Jak	00	01	11	10
0	0,0	0,1	1,0	0,1
1	0,1	1,0	1,1	1,0

b.



Problem 5) A sequential circuit with two D flip-flops, two inputs x and y, and one output Z is specified by the following next state and output equations

$$A(++1) = x'y + xB$$

 $B(++1) = x'A + xB$

a. Draw the logic diagram of the circuit.

b. List the state table for the sequential circuit.

c. Drow the corresponding state diagram.

Solution.

ABXY	00	01	10	11
00	00,0	10,0	00,0	00,0
01	00,0	10,0	11,0	11,0
10	01,1	11,1	00,1	00,1
11	01,1	11,1	11,1	11,1

