Design of sequential circuits (continued) - once the verbal description of the problem is given Ly the state diagram is derived - the # of states required is desired to be ly which provides a minimum number of storage elements to be used in the logic circuit of the task to be implemented -this is so called as minimal realization problem in analog and discrete-time circuits state reduction - the number of states is minimized by using the method of state reduction - the state diagram corresponding to a circuit which accomplishes the task 1) with minimum states is obtained - the state reduction will NOT be investigated within the scope of this course state coding -if the number of states in the state diagram is n, then the states are encoded

Us by matching a binary code with s:= [log\_zn] bits


-if the combinational logic circuit part will not be implemented using PROM then

the complexity of the design

However;

-in this course we will NOT investigate the optimal form of state encoding within the scope of this course

Example. Consider the following state



Design the sequential logic circuit using DK type flip-flops.

-the 1st step is to tabulate the flip-flop inputs and

based on the state diagram

-this is so called as the truth table corresponding to the state diagram

| X | 1 41 | y2 | Y3 | Yn | Yz | Y3 | 01 | KI | 02 | K2 | ) )3 | K <sub>3</sub> | 2 |
|---|------|----|----|----|----|----|----|----|----|----|------|----------------|---|
| 0 | 0    | 0  | 0  | 0  | 1  | 0  | 0  | d  | 1  | d  | 0    | d              | 0 |
| 1 | 0    | 0  | 0  | 0  | 1  | 1  | 0  | d  | 1  | d  | 1    | d              | 0 |
| 0 | 0    | 1  | 0  | 1  | 1  | 0  | 1  | d  | d  | 0  | 0    | d              | 0 |
| 1 | 0    | 1  | 0  | 1  | 1  | 1  | 1  | d  | d  | 0  | 1    | d              | 0 |
| 0 | 0    | 1  | 1  | 1  | 1  | 1  | 1  | d  | d  | 0  | d    | 0              | 0 |
| 1 | 0    | 1  | 1  | 1  | 1  | 0  | 1  | d  | d  | 0  | d    | 1              | 0 |
| 0 | 1    | 1  | 0  | 1  | 0  | 0  | d  | 0  | d  | 1  | 0    | d              | 0 |
| 1 | 0    | 7  | 0  | 1  | 0  | 1  | d  | 0  | d  | 1  | 1    | d              | 0 |
| 0 | 0    | 0  | 1  | 1  | 0  | 1  | d  | 0  | d  | 1  | d    | 0              | 0 |
| 1 | 1    | 1  | 1  | 1  | 0  | 0  | d  | 0  | d  | 1  | d    | 1              | 0 |
| 0 | 1    | 0  | 0  | 0  | 0  | 0  | d  | 1  | 0  | d  | 0    | d              | 0 |
| 1 | 1    | 0  | 0  | 0  | 0  | 0  | d  | 1  | 0  | d  | 0    | d              | 0 |
| 0 | 1    | 0  | 7  | 0  | 0  | 0  | d  | 1  | 0  | d  | d    | 1              | 1 |
| 1 | 1    | 0  | 1  | 0  | 0  | 0  | d  | 1  | 0  | d  | d    | 1              | 1 |

Remark. If D type flip-flops are employed, then the columns for D inputs are not listed in the table

Ly since D: input information is available in the column of Y

-if the combinational logic circuit part will be implemented using two-level AND-OR circuit,

10.3

by then the flip-flop input functions and output function are optimized separately

- employing Karnaugh map method, Di, Ki, i=1,2,3 are minimized in sum of products (SOP) form

| y24 | 1300 | 01 | 11 | 10  |
|-----|------|----|----|-----|
| 0   | 0    | d  | 1  | 1   |
| 1   | 0    | d  | 1  | . 1 |

| × 41 | y3<br>00 | 01 | 11 | 10 |
|------|----------|----|----|----|
| 0    | 1        | d  | 0  | 0  |
| 1    | 1        | d  | 0  | 0  |

$$y_1y_2$$
  
 $x = y_1$   
 $x = y_1$   
 $00 01 11 10$ 

| X | 00 | 01 | 11 | 10 |
|---|----|----|----|----|
| 0 | 0  | 0  | 0  | 0  |
| 1 | 1  | 1  | 1  | 0  |

| X Y2 | 93 | 01     | 11 | 10 |
|------|----|--------|----|----|
| 0    | 1  | 1      | 0  | 0  |
| 1    | 1  | 1      | 0  | 0  |
|      |    | K1 = 1 | 12 |    |

| x y | y3<br>00 | 01 | 11 | 10 |
|-----|----------|----|----|----|
| 0   | 0        | 0  | 1  | 1  |
| 1   | 0        | 0  | 1  | 1  |

| X | 1200 | 01 | 11 | 10 |
|---|------|----|----|----|
| 0 | d    | 0  | 0  | 1  |
| 1 | d    | 1  | 1  | 1  |

$$K_3 = X + y_2$$

| y243× | 4100 | 01 | 11 | 10 |
|-------|------|----|----|----|
| 00    | 0    | 0  | 0  | 0  |
| 01    | 0    | 1  | 1  | a) |
| 11    | 0    | 0  | 0  | 0  |
| 10    | 0    | 0  | 0  | 0  |

```
Completion of lacking states and checking
locked-type circuit
-note that in the former example, we have 7
states
However;
-if we analyze the sequential circuit, then
       Ywe find that the state diagram involves
-in general, let a denote the number of states which are encoded by s bits, then if
 - we need to define the lacking (25-n) states
     ( ) and check whether the circuit is of
       locked type or not
 -for example, in our case, the lacking state
  is 001, i.e.
    y_1 = 0 , y_2 = 0 ,
                     y_3 = 1
                               03 = 1
                     \mathcal{O}_3 = \mathcal{O}
           D_2 = 1
K_2 = 0
                                         z = y_2 y_3 = 1.1
   O_1 = \bigcirc
                               K_3 = 1
                     K_3 = 1
    Ky = 1
                               x = 1
                      x = 0
           U
    1
                      U
                               Y3 = 0
          Y2=1
                      Y3 = 0
    Y1 = 0
```

x= 1


x = 0

x=0,1

x = 0.1

10.5

Hence;



- As a result, we see that the circuit is NOT of a locked type

## Special sequential flogic circuits

- Memory elements, registers, and counters are some examples of sequential logic circuits by which are often used in digital systems

-within the scope of this course, we investigate only counters

## Counters

- In general, a counter is a sequential circuit with a single input and n outputs specified by - the input of the circuit is the pulse that will be counted,

- and the output of the circuit is specified by the outputs of the flip-flops involved

-at the time instant of i, the output is equivalent to ni = yn-1 yn-2 · · · y1 y0

$$0 \le n_i \le 2^k - 1$$

Definition. Let ni denote the output at time instant of i.1f  $n_{i+1} = n_i + 1$ , then the counter is so called as "up" counter. Moreover, if the initial output is 0, i.e.  $n_0 = 0$  and if the output,  $n_k$  returns back to 0, the counter is referred to as "modulo-nk+1" counter. If ni+1 = ni-1 then the. counter is called "down" counter.

Definition. If the pulse input to be counted is applied to the inputs of all flip-flops simultaneously, then the counter is referred to as a "synchronous" counter. Otherwise, the counter is called

"asynchronous" counter.