
Modulo-2 counter - if the output at time instant of i is $n_i = y_{n-1} y_{n-2} \cdots y_1 y_0$ -then the output at time instant of i+1 is ni+1 = yn-1 yn-2 ... y1 y0 + 1 $=Y_{n-1}Y_{n-2}...Y_nY_o$ -it is easily seen that Yo = yo ⊕1 = yo Y1 = Y1 € Y0 Yi = Yi @ Yi-1 Yi-2 · · · Y1 Y0 In other words; - if the outputs yo, ..., yn-1 are all 1, then $Y_i = y_i$ otherwise, $Y_i = y_i$ In a similar manner; -for a down counter

Yn-1 Yn-2 ... Y1 Yo = yn-1 yn-2 ... y1 y0 - 1

111

- and we have Yo = yo +1 = yo Yn = yi & yo Yi = yi @ yi-1 yi-2 ... yi yo Namely, -if the outputs yo, ..., yn-1 are all zero Yi = Yi otherwise Yi = Yi Asynchronous counters -let us consider a modulo-24 asynchronous counter example corresponding state diagram is obtained as



Note that;

-when the output y_{i-1} has a transition of $1 \rightarrow 0$, the output y_i changes its state, i.e. $y_i \rightarrow y_i$ -for the transitions of $0 \rightarrow 0$ $0 \rightarrow 0$ $0 \rightarrow 1$ $\Rightarrow y_i$ keeps its state as $1 \rightarrow 1$ the corresponding FF is not triggerred

Maximum count rate

- When the asynchronous sequential counter is in 171. 17, let a pulse signal is received by then the flip-flops change their state in an orderly fashion
- Therefore, if a single Plip-Plop requires a propagation time of top
 - bythen there exists a need of ntpf time for n Plip-Plops to change state
- Moreover, if we wish to have tread seconds for the number to be displayed

11.3

by then the pulse signal period most satisfy

Topmin > nTpf + tread

Hence;

- the count rate can be found as follows

In general;

- up counters are used as frequency dividers

-if the timing diagrams of outputs are drawn,

be seen that

$$T_i = 2^{i+1} T_d$$


where

Ti: period of output yi


Tp: period of pulse signal

Therefore;

Timing diagram of Modulo-24 asynchronous counter



Hence;



Remark. The asynchronous counter can be reset to 0 by applying a pulse of 1 or 0 (depending on the type of flip-flops used) to the "Clear" inputs of flip-flops.

-The main advantage of asynchronous counters is the simplicity of their structure

However;

- they operate more slowly compared to their synchronous counterparts

- there may exist "hazard" in the circuit

Definition. If an output in a logic circuit which should not change, has a change of 17071 or 07170 within a short time when the inputs are subject to change, it is said that there exist "static hazard" in the circuit. Moreover, if 071 transition occurs as 0717071 or 170 transition transition occurs as 1707170, it is said that there exist "dynamic hazard" in the circuit.

Synchronous sequential counters

-The pulse signal to be counted is applied to the clock inputs of all flip-flops


Ly in a synchronous sequential counter

-the general structure of a synchronous sequential

counter which is implemented by T type ff's

Ly can be given by the following

diagram



-the synchronous sequential counter counts as $n_1 \rightarrow n_2 \rightarrow \cdots \rightarrow n_{k_1} \rightarrow n_k$

where n_i , i=1,...,k, is any number satisfying $0 \le n_i \le 2^{-1}$

-the describing function for a T type ff is $Y = y \oplus T$

 $T_i = y_i \oplus Y_i$, $y_i \oplus y_i = 0 \Rightarrow T_i = y_{i-1} y_{i-2} \cdots y_z y_i$

Maximum count rate

- If the clock pulse is received when the counter

y3 y2 y1 y0 = 1110

-then after top sec., the 1st ff is triggerred and yo = 1 is achieved and

Ly received by the 1st AND gate

-let tand represent propagation delay of gate

- then after (tpf+ tand) sec., the AND gate

output becomes 1

- and after (tpf+2tand) sec., the 2nd AND gate output becomes 1

Therefore;

-in a modulo-2 counter, the last AND gate output becomes 1

Ly after $t_{pr} + (n-2)t_{and}$ -then if $t_{read} = 0$, we need to have $t_{pmin} > t_{pr} + (n-2)t_{and}$ => $t_{pmin} > t_{pr} + (n-2)t_{and}$

11.9