

Computer Architecture 1. Programmed I/O cont'd: Disadvantage: The main disadvantage of this technique is the busy-waiting of the CPU while checking the status of the I/O units. During checking the status, the CPU cannot run other programs. Data transfer is also performed by the CPU (The data flows over the CPU). Advantage: This technique is simple. Additional hardware units are not necessary. When the CPU does not have any tasks other than performing I/O operations if the CPU cannot execute another program without performing the I/O operation, then busy-waiting is not a problem. For such systems programmed I/O is a simple and suitable technique for I/O operations. www.faculty.itu.edu.tr/buzluca @ ⊕ ⊕ ⊕ 2013-2018 Feza BUZLUCA

Computer Architecture

License: https://creativecommons.org/licenses/by-nc-nd/4.0/

2. Interrupt-Driven I/O:

In the interrupt-driven technique the CPU sets the I/O interface to send an interrupt request if it is ready.

Advantage: The CPU does not need to check the status continuously. The "busywaiting" problem does not exist.

The CPU can run other programs while the ${\rm I/O}$ interface is receiving data from or sending to a peripheral.

The I/O interface will then interrupt the processor to request service when it is ready to exchange data with the CPU.

The processor interrupts its current program, runs the interrupt service routine in which the data transfer is executed, and then resumes its former processing. In this technique the CPU does not check the status but it is still the responsibility of the processor to perform the data transfer.

Disadvantage: Interrupt processing has its own overhead (saving return address, program status, registers and performing some other operations). This operations are performed in the interrupt cycle for each interrupt; and while returning return-address and program status are read.

Interrupt-driven I/O is not suitable for applications where I/O operations are performed very frequently

Interrupts are explained in Section 4.
www.faculty.itu.edu.tr/buztuca

@⊕⊛⊜

2013-2018 Feza BUZLUCA

Computer Architecture

3. Direct Memory Access (DMA):

In the programmed and interrupt-driven techniques the $\ensuremath{\mathsf{CPU}}$ is responsible for transferring data between memory and I/O interfaces.

The CPU must execute a number of instructions for each I/O transfer.

The direct memory access (DMA) technique involves an additional hardware module on the system bus called the DMA controller (DMAC).

The DMAC is capable of acting as the CPU and of taking over control of the system bus from the processor.

When the CPU needs to read or write a block of data, it initializes the DMAC by sending the necessary information (address, size, transfer mode etc.). So, it has delegated the I/O operation to the DMAC.

The CPU can continue with its other programs during the transfer of data. The data do not flow over the CPU.

The DMAC uses the system bus only when the processor does not need it, or it must force the processor to suspend the bus operations temporarily

The DMA technique is suitable for applications where large volumes of data are transferred and I/O operations are performed very frequently.

An additional hardware module (DMAC) is necessary.


DMA is explained in Section 5.


www.faculty.itu.edu.tr/buzlu www.buzluca.info


<u>@</u> ⊕§ ∋


2013-2018 Feza BUZLUCA


Computer Architecture Summary of Data Transfer Modes: The table below shows which device is responsible for checking the status of the I/O Interface and transferring the data. Data transfer between I/O Task Check the status of the I/O Interface Interface and memory Method CPU (Program) Programmed I/O: CPU (Program) CPU (ISR) Interrupt driven I/O: Interrupt Mechanism DMA: DMAC DMAC www.faculty.itu.edu.tr/buzluca 2013-2018 Feza BUZLUCA











Computer Architecture Control Signals of MC68000 used for memory access AS' (Address Strobe): It is asserted (active low) by the processor to indicate that a valid memory address exists on the address bus. It starts the bus cycle. First handshaking signal. UDS' (Upper Data Strobe) and LDS' (Lower Data Strobe): They determine the size of the data being accessed (word or byte). Word: Both are asserted (low). Byte (odd address): LDS' asserted, D0-D7 used Byte (even address): UDS' asserted, D8-D15 used DTACK' (Data Transfer Acknowledge): Handshaking input pin of 68000 Handshake signal generated by the device (memory/interface) being accessed indicates that the data bus contents are valid and that the 68000 may proceed with the data transfer. VPA' (Valid Peripheral Address): This input informs the 68k that it has addressed a 6800 peripheral and that the data transfer should be synchronized with the E clock. If it is asserted during a bus operation (AS' is active) 68000 acts like 68xx and uses VMA and E signals to access the peripheral. www.faculty.itu.edu.tr/buzluca @<u>@</u>@@ 2013-2018 Feza BUZLUCA 3.15

