
General structure of a sequential circuit - can be given as follows



Teorem 13. A state diagram with r states can be implemented via formerly given general structure and the number of storage (memory) elements is

proof. The output of the combinational circuit with respect to any input sequence can be selected arbitrarily

1) thus the resulting truth table can be implemented - This means that if the present inputs and present states are specified

by the corresponding output and next state can be implemented as desired

91

Namely, - any state diagram can be implemented Corollary. The sequential circuit synthesis is reduced to a combinational circuit synthesis with (n+s) inputs and (m+s) outputs. Classification of sequential logic circuits -can be given as follows Sequential logic circuits Asynchronous seg. logic circuits (without clock) Synchronous seq. logic circuits (clocked) - asynchronous sequential logic circuits have some advantages 1. No clock signal required 2. Operates Past if no transitional states 3. Enables the operation of two synchro-nous sequential circuits with different

clock frequency - In sequential logic circuits, some undesired outputs

may arise

( ) because of feedback

-thus the operation of flip-flops in a synchronous sequential logic circuit

1) controlled with clock pulses

- two such control methods are known as

- master-slave flip-flop

- edge-triggerred flip-flop

Analysis of sequential logic circuits

- The analysis of a given sequential logic circuit

typics the goal of determining its state table or state diagram

Step 1. The output functions corresponding to the combinational logic circuit part, namely, combinations with (n+s) variables the functions with (n+s) variables belonging to the outputs and flip-flop belonging to the outputs

Ly are expressed in accordance with the logic circuit

Step 2. The flip-flop input functions are substituted into the describing equations (Y= Dy'+ K'y, Y= S+R'y, Y=Ty'+T'y, Y= D) and

Y1,..., Ys are determined.


Hence;

-the state equations of the circuit are obtained

$$Y_i = f_i(x_1, ..., x_n, y_1, ..., y_s), i = 1, ..., s$$
  
 $Z_j = f_j(x_1, ..., x_n, y_1, ..., y_s), j = 1, ..., m$ 

Step 3. Using state equations, the state table and state diagram are obtained.

Example. Let us consider the following sequential



Step 1. Let us write eqn.'s for 
$$Si$$
,  $Ki$  ( $i=1,2,3$ ) and  $Zi$ 

$$Signal Size  $Si$ 

$$Size  $Si$ 

$$Size$$


 $Y_{1} = 0_{1}y_{1} + K_{1}y_{1} = y_{2}y_{1} + y_{2}y_{1} = y_{2}(y_{1} + y_{1}) = y_{2}$   $Y_{2} = 0_{2}y_{2}^{1} + K_{2}y_{2} = y_{1}^{1}y_{2}^{1} + y_{1}y_{2} = y_{1}^{1}(y_{2}^{1} + y_{2}^{2}) = y_{1}^{1}$   $Y_{3} = 0_{3}y_{3}^{1} + K_{3}^{1}y_{3} = (xy_{1}^{1} + xy_{2})y_{3}^{1} + (x+y_{2}^{1})^{1}y_{3}$   $= xy_{1}^{1}y_{3}^{1} + xy_{2}y_{3}^{1} + x^{1}y_{2}y_{3} = xy_{3}^{1}(y_{1}^{1} + y_{2}) + x^{1}y_{2}y_{3}$ 

Hence, the state equations are given by

Y1 = y2, Y2 = y1, Y3 = xy3 (y1+y2) + x'y2y3
-then the state table is tabulated as follows

X		
y 42 y3	0	1
000	010,0	011,0
001	010,0	010,0
010	110,0	111,0
011	111,0	110,0
100	000,0	000,0
101	000,1	000,1
110	100,0	101,0
111	101,0	100,0
Y, Y2 13, Z		

-and based on the state table, we can draw the state diagram as follows



- Note that this circuit corresponds to a parity bit generator

Definition. If the circuit can not return back to the used states when it goes to an unused state, then it is said to be a locked type of circuit or machine

-The parity bit senerator circuit is NOT of locked type

Up because when it goes to the unused state ool, it can return back to a used state

## Synthesis of sequential logic circuits


- There exist different kinds of methods for the design of sequential logic circuits
- We will introduce one of such methods whose intermediate steps are outlined as follows:

- 1. Description of the problem statement verbally
- 2. Construction of the state diagram
- 3. Reduction of the state diagram
- 4. Assignment of codes to the states
- 5. Tabulation of the truth table corresponding to the combinational logic circuit part and construction of the circuit diagram

Definition. The circuit whose output is equal to 1 if the last k inputs correspond to a certain sequence, otherwise 0, is referred to a sequence recognizer (detector).

Example. If the last 6 inputs  $\times_{1}^{2}$   $\times_{2}^{2}$   $\times_{3}^{2}$   $\times_{4}^{2}$   $\times_{5}^{2}$   $\times_{6}^{2}$  = 101010 then z=1 otherwise

Z=0
-we can find out the state diagram of this sequence recognizer as follows



- it is an expected outcome that there exist six different states

U) since the length of the sequence is six

-we have the following observation:


- When state machine is in state 50, if the input is 0, the output is 1 as the sequence is recognized. However, the state machine goes to state S5 instead of initial state S1

Because;

-if the 2 inputs that come after the sequence is recognized are 1,0 then the last 6 inputs become 101010 once again and output becomes 1 again.

Theorem 14. The reduced expressions for the pair of inputs Di (x1,..., xn, y1,..., ys) and Ki (x1,...,xn,y1,...,ys) of a OK type flip-flop do not involve the variable yi.

Proof. We have



-it follows from the inverse describing function that we have

$$\Rightarrow 0 = \begin{cases} Y, y = 0 \\ d, y = 1 \end{cases}, K = \begin{cases} Y', y = 1 \\ d, y = 0 \end{cases}$$

Hence;

- the reduced SOP expression for Di is obtained

-if we choose d=11, then we get

$$O_i = A_1 + \cdots + A_k$$

(1) the reduced expression does not involve

Similarly;

and d=1 =  $K_i = B_1 + ... + B_m$ 

ll) no yi available in the reduced expression

Remark. Theorem 15 outlines the advantage of

OK type flip-flops as it simplifies to set reduced