


# Logic circuit elements (gates) and logic circuits

- Some of the most commonly used logic circuit elements are given as follows :

AND gate



$$Z = X_1 \cdot X_2$$

OR gate



$$Z = X_1 + X_2$$

NOT gate (COMPLEMENT, INVERTER)



$$Z = X'$$

NAND gate (NOT AND)



$$Z = (X_1 \cdot X_2)'$$

NOR gate (NOT OR)



$$Z = (X_1 + X_2)'$$

XOR gate (Exclusive OR)



$$Z = X_1 \oplus X_2$$

XNOR gate (Exclusive NOR)



$$Z = (X_1 \oplus X_2)'$$

## Buffer gate



**Definition 1.** The number of inputs of a gate is referred to as "fan-in"; and the number of standard gates that a gate can drive is referred to as "fan-out".

## Positive and negative logic

- The inputs that take 0 and 1, in general, correspond to the low and high <sup>levels</sup> of a physical quantity such as voltage, current, pressure, etc.

**Definition 2.** If the high level and low level are represented by 1 and 0, respectively then it is said to be positive logic, otherwise it is said to be negative logic

- Consider a 2-input, 1-output gate with input-output relationship as

$x_1$	$x_2$	$z$
L	L	L
L	H	L
H	L	L
H	H	H

- if positive logic is used, i.e.  $L \equiv 0, H \equiv 1$ , then

$x_1$	$x_2$	$z$
0	0	0
0	1	0
1	0	0
1	1	1

$\Rightarrow$  an AND gate

-if negative logic is used, i.e. L = 1, H = 0 then

$x_1$	$x_2$	$z$
1	1	1
1	0	1
0	1	1
0	0	0

$\Rightarrow$  an OR gate

Note that ;


-throughout a logic circuit, either positive logic or negative logic is used

**Definition 3.** A circuit which consists of finite number of gates and satisfies the following two conditions

- (i) Only a single output is connected to a certain input
- (ii) The circuit is connected.


is said to be logic circuit.

**example.**



**Definition 4.** If the longest path between input and output in a feedforward logic circuit contain  $n$  gates, then the circuit is said to be an  $n$ -level circuit.

**example.**



A 2-level logic circuit

## Minimal complete set

- A logic circuit that consists of a single gate
  - ( $\hookrightarrow$ ) implements a Boolean function
- The objective is to implement a Boolean function through a logic circuit
  - ( $\hookrightarrow$ ) by employing gates

- Let us consider a set A which is composed of several types of gates

e.g.  $A = \{\text{AND, COMPLEMENT}\}$

**Definition 5.** If every Boolean function can be implemented by using the gate elements from set A, then set A is said to form a complete set.

Moreover;

- If every Boolean function can NOT be implemented once any gate element from set A is discarded, then set A is said to be a minimal complete set.

**example.**

- the set  $A = \{\text{AND, OR, COMPLEMENT}\}$  forms a complete set

However;

- set A is NOT a minimal complete set


- ( $\hookrightarrow$ ) justified by the following theorem

Theorem 9. The set

$$A_1 = \{\text{OR, COMPLEMENT}\}$$

constitutes a minimal complete set.

Proof. It follows that



any Boolean function can be implemented using the elements of set  $A_1$

However;

-any Boolean function can NOT be implemented with  $A_2 = \{\text{OR}\}$ , or  $A_3 = \{\text{COMPLEMENT}\}$

Hence;


-the elements of set  $A_1$  form a minimal complete set

Theorem 10. The set

$$A_2 = \{\text{AND, COMPLEMENT}\}$$

constitutes a minimal complete set.

Proof. In a similar manner, we can obtain





-and any Boolean function can NOT be implemented

with  $A_3 = \{\text{AND}\}$

Thus, this completes the proof.

**Theorem 11.** The set  $A = \{\text{NAND}\}$  constitutes a minimal complete set. Any Boolean function in the form of sum of products can be implemented with a 2-level NAND logic circuit.

**Proof.** Note that we have



-hence  $A$  forms a minimal complete set and the logic circuit implementation for any Boolean function

$f$




↳ emerge to be a 2-level NAND circuit as  $f$  can be represented by a sum of products expression

Theorem 12. The set  $A = \{\text{NOR}\}$  constitutes a minimal complete set. Any Boolean function in the form of product of sums

$$f = S_1 \cdot S_2 \cdots S_k$$

can be implemented with a 2-level NOR logic circuit.

**proof.** Note that we have



- hence A forms a minimal complete set and the logic circuit implementation for any Boolean function, f

↳ emerge to be a 2-level NOR circuit as f can be given by a product of sums expression

## Optimization of Boolean functions

- The combinational logic circuit design is, in general, described as
  - ↳ an implementation of  $m$  Boolean functions of  $n$  variables, i.e.  $z_i = f_i(x_1, \dots, x_n), i=1, 2, \dots, m$  with a logic circuit
- There exist many logic circuits that can implement these Boolean functions

However;

- it is quite difficult to find out the optimal circuit  
what is an optimal logic circuit?
- we consider the 2-level AND-OR or 2-level OR-AND combinational logic circuit, then
  - an optimal circuit is a circuit that possesses a total of minimum logic gates and inputs

### Sum of products form and prime implicants

- In a Boolean algebra with  $S = \{0, 1\}$ , the 1<sup>st</sup> canonical expansion given in Theorem 5 is a
  - ↳ a sum of products form
- for example, let  $n=3$  and let the sum of minterms expansion for a Boolean function be

$$f(x_1, x_2, x_3) = m_1 + m_5 + m_7 = x_1'x_2'x_3 + x_1x_2'x_3 + x_1x_2x_3$$

- note that we have a simpler sum of products form

$$\begin{aligned}f(x_1, x_2, x_3) &= (x_1' + x_1)x_2'x_3 + x_1x_2x_3 \\&= (x_2' + x_1x_2)x_3 \\&= (x_2' + x_1)(x_2' + x_2)x_3 \\&= x_2'x_3 + x_1x_3\end{aligned}$$

which is more convenient for a 2-level AND-OR or 2-level OR-AND implementation

prime implicants

- let  $f: S^n \rightarrow S$  be a Boolean function and let  $g_i: S^n \rightarrow S$  be a Boolean function with a single product term of  $k$  variables,  $g_i = x_{i1}^* \dots x_{ik}^*$ , such that  $k \leq n$ , if

(i)  $\exists x_{i1}, \dots, x_{ik} \in S$  such that  $g_i = 1 \Rightarrow f = 1$

(ii) the condition (i) collapses when any of  $x_{ij}$ ,  $j = 1, \dots, k$  is removed from  $g_i$

then  $g_i$  is referred to be a prime implicant (PI)

of  $f$ .

Namely,

$$PI_i \equiv x_{i1}^* x_{i2}^* \dots x_{ik}^*, \quad k \leq n$$

- we can find all of the PI's of a Boolean fn.

↳ which can be expressed as a sum of these PI's

- we can also collect a set of minimum number of PI's  
↳ to set another expression for the Boolean fn. 4.9

such that

- (i) the number of inputs in the AND-OR circuit  
is also MINIMUM

Therefore ;

- this reduced Boolean expression is so called  
as the minimized sum of products form of the  
Boolean function (SOP)

↳ and the corresponding circuit is called as  
an optimal AND-OR logic circuit

example. Let us consider

$$f(x_1, x_2, x_3) = M_0 + M_3 + M_4 + M_7$$

- which can be given as the sum of its PI's

$$f(x_1, x_2, x_3) = x_2' x_3' + x_1 x_3 + x_2 x_3 + x_1 x_2'$$

- using Consensus theorem, a minimized expression  
can be given as

$$\begin{aligned} f(x_1, x_2, x_3) &= x_2 x_3 + x_2' x_1 + x_1 x_3 + x_2' x_3' \\ &= x_2 x_3 + x_2' x_1 + x_2' x_3' \end{aligned}$$

OR alternatively,

$$\begin{aligned} f(x_1, x_2, x_3) &= x_2' x_3' + x_1 x_3 + x_2' x_1 + x_2 x_3 \\ &= x_2' x_3' + x_1 x_3 + x_2 x_3 \end{aligned}$$

Minimized product of sums form

- Let  $f: S^n \rightarrow S$  be a Boolean function and let  $g_i: S^n \rightarrow S$  be a Boolean function expressed as a single sum term with  $k$  variables,  $x_{i1}^* + \dots + x_{ik}^*$  such that  $k \leq n$ , if

(i)  $\exists x_{i1}, \dots, x_{ik} \in S$  such that  $g_i = 0 \Rightarrow f = 0$

(ii) the condition (i) collapses when any of  $x_{ij}$   $j=1, \dots, k$  is removed from  $g$

then  $g_i$  is referred to a prime implicant (PI) of  $f$

- collecting all such PI's and establishing the product of these PI's

↳ give an expression for  $f$

- if we can find out a minimum number of such PI's, then

↳ we can obtain another expression for  $f$  such that the corresponding OR-AND logic circuit has minimum number of inputs

- this expression is so called as a minimized product of sums form (POS), and

↳ the corresponding circuit is said to be the optimal OR-AND logic circuit

## Minimization with Tabulation Method

- Reduction with tabulation method can be done with SOP and POS forms
- the method is composed of two basic steps:
  1. Finding out the prime implicants
  2. Reducing these prime implicants

### Finding the prime implicants

- we use the following property to get PI's

$$A x_j + A \overbrace{x'_j}^1 = A (x_j + \underbrace{x_j + x'_j}_1) = A$$

where A refers to a term of  $(n-1)$  variables

- if we repeatedly apply the above rule, we get the PI's of the Boolean fn. f such that

$$f = \sum_{i=1}^k PI_i = PI_1 + PI_2 + \dots + PI_k$$

- note that f is expressed in SOP form in such a manner that

↳ we can NO LONGER apply the above simplification rule

- now we can choose a minimum number of PI's
- ↳ to get a minimized expression for f

## Properties of a reducible pair

1. The binary numbers corresponding to the terms of a reducible pair differ by 1 with respect to the number of 1's.

e.g. Consider  $x_1 x_2 x_3' x_4'$  and  $x_1 x_2 x_3 x_4'$

$$\begin{array}{c} \downarrow \\ 1100 \\ \downarrow \end{array} \quad \begin{array}{c} \downarrow \\ 1110 \\ \downarrow \end{array}$$

the number of 1's  
differ by

2. Let the reducible terms be  $m_i$  and  $m_j$  such that  $m_i > m_j$ , then

$$m_i - m_j = 2^k, k=0, \dots, n-1$$

Note that;

-these conditions are necessary but NOT sufficient

e.g. Indeed, for  $n=5$ , consider

$$\begin{aligned} m_{17} &= x_1 x_2' x_3' x_4' x_5 & 10001 & 2 \text{ 1's} \\ m_{13} &= x_1' x_2 x_3 x_4' x_5 & 01101 & 3 \text{ 1's} \\ && \hline & \text{differing} \\ && 00100 (=2^2) & \text{by 1} \end{aligned}$$

-but  $m_{17}, m_{13}$  can NOT be reduced.

## A procedure for finding PI's

**Step 1.** List the binary numbers corresponding to the product terms of the function  $f$  given in SOP form by tabulating in accordance with the total number of 1's involved in each binary number with an increasing order.

**Step 2.** Compare every term of a group with each term of the subsequent group and reduce if possible. Place a check ( $\checkmark$ ) sign nearby each term which is subject to reduction. Any term which has NO check ( $\checkmark$ ) sign nearby is said to be a PRIME IMPPLICANT.

- Repeat Step 1 and Step 2 to get List 2, 3, etc.
- Starting with the reducible pairs that can be obtained from the former list.
- Stop until a new list can NOT be obtained anymore.

(b) implying that all the PI's are obtained

### Example.

- Consider the following Boolean function

$$f(x_1, x_2, x_3, x_4) = \sum m(2, 4, 6, 8, 9, 10, 12, 13, 15)$$

List #1

$m_i$	$x_1$	$x_2$	$x_3$	$x_4$	
2	0	0	1	0	✓
4	0	1	0	0	✓
8	1	0	0	0	✓
6	0	1	1	0	✓
9	1	0	0	1	✓
10	1	0	1	0	✓
12	1	1	0	0	✓
13	1	1	0	1	✓
15	1	1	1	1	✓

-reducible pairs :

(2,6), (2,10)

(4,6), (4,12)

(8,9), (8,10), (8,12)

(5,13)

(12,13)

(13,15)

List #2

$m_i$	$x_1$	$x_2$	$x_3$	$x_4$	
2,6	0	-	1	0	PI2
2,10	1	0	1	0	PI3
4,6	0	1	-	0	PI4
4,12	-	1	0	0	PI5
8,9	1	0	0	-	✓
8,10	1	0	-	0	PI6
8,12	1	-	0	0	✓
9,13	1	-	0	1	✓
12,13	1	1	0	-	✓
13,15	1	1	-	1	PI7

-reducible pairs :

((8,9), (12,13))

((8,12), (9,13))

### List # 3

$m_i$	$x_1$	$x_2$	$x_3$	$x_4$	
(8,5,12,13)	1	-	0	-	PI 1
(8,12,5,13)	1	-	0	-	

Therefore ;

$$\begin{aligned}
 f(x_1, x_2, x_3, x_4) &= \sum_{i=1}^7 PI_i \\
 &= x_1 x_3' + x_1' x_3 x_4' + x_2' x_3 x_4' + x_1' x_2 x_4' + x_2 x_3' x_4' \\
 &\quad + x_1 x_2' x_4' + x_1 x_2 x_4
 \end{aligned}$$

### Reducing Prime Implicants

Step 3. We construct a chart satisfying:

- each row corresponds to a PI
- each column corresponds to a minterm
- the rows are organized such that a PI involving fewer number of variables will be on top of the other
- place X if the PI involves the corresponding minterm in the chart
- let us form the chart for our example as follows

$\bar{P}I_i/m_j$	2	4	6	8✓	9✓	10	12✓	13✓	15✓
* PI1			X	X		X	X		
PI2	X		X						
PI3	X				X				
PI4		X	X						
PI5	X						X		
PI6			X		X				
* PI7							X	X	

Step 4. We choose a minimum number of PI's from the above chart such that their sum yields an optimal expression for  $f$  as follows:

- if a column involves a single X, take it as an essential PI, place a \* nearby
- then encircle all essential PI's and place a check (✓) sign nearby the minterms covered by the essential PI's

Note that ;

- the essential prime implicants (EPI) will inevitably be included into the minimal expression

Reduced chart

- We construct the reduced chart by removing EPI's

and the minterms covered by EPI's.

$PI_i / m_j$	2	4	6	10
PI2	X		X	
PI3	X			X
PI4		X	X	
PI5		X		
PI6				X

"Reduced Chart"

### Objective

-our goal is to collect a minimum number of PI's such that

( $\rightarrow$ ) all minterms are covered entirely

-we describe how to achieve that via the following definition

**Definition 6.** Consider the  $i^{\text{th}}$  and  $j^{\text{th}}$  rows (columns) of the reduced chart. If there exist an X at the  $i^{\text{th}}$  row corresponding to the column (row) of the  $j^{\text{th}}$  row (column), then it is said that the  $i^{\text{th}}$  row (column) covers the  $j^{\text{th}}$  row (column).

Thus;

-the rows covered by other rows entirely can be discarded from the chart

( $\rightarrow$ ) to obtain a more reduced chart

-we can eliminate 5<sup>th</sup> and 6<sup>th</sup> rows as they are covered by 4<sup>th</sup> and 3<sup>rd</sup> rows, respectively

$PI_i / m_j$	2 ✓	4 ✓	6 ✓	10 ✓
PI 2	X		X	
* PI 3	X			X
* PI 4		X	X	

Step 5. We apply the rule specified in Step 4 to find out the PI's that will be included in the minimal expression.

Note that;

-  $m_4$ , and  $m_{10}$  are covered only by PI4, and PI3, respectively

↳ so PI3 and PI4 are essential prime implicants

- and if we remove PI3, PI4 and the corresponding minterms covered by PI3, PI4

↳ yielding a result that all minterms are covered

As a result ;

-we can give the minimal expression as

$$\begin{aligned}f(x_1, x_2, x_3, x_4) &= \sum \text{PI}(1, 3, 4, 7) \\&= x_1 x_3' + x_2' x_3 x_4' + x_1' x_2 x_4' \\&\quad + x_1 x_2 x_4\end{aligned}$$

### Cyclic PI chart

-if a PI chart does NOT have any EPI,  
and

-if there exist no overlapping rows and  
columns, then the PI chart is

↳ said to be a "cyclic PI chart"

### Branching method

-we use the branching method for handling  
cyclic PI chart

-we randomly pick any of the PI's and  
treat it as an essential PI

↳ and apply step 4 to obtain a  
reduced PI chart

↗ (preferably  
the one with  
less overlapping)

## Don't care conditions

- In a combinational circuit, if some of the input combinations are NEVER applied
  - ↳ then the values of the Boolean function for such points can be selected as 0 or 1

example. Consider a Boolean function

$$f(x_1, x_2, x_3) = \sum m(0, 1, 5) + d(2, 6)$$

where  $m_2$ , and  $m_6$  correspond to don't care conditions

## Minimization with don't care conditions

- we include the don't care minterms into the function to be minimized, and
  - ↳ the PI's are specified
- but while organizing the PI charts, we do NOT take the don't care minterms into the columns
- if there exist a PI composed of don't care minterms only, then discard this PI too