
Computer Architecture

Big Picture

Basic CPU Parts

Elementary Multi-way 16-bit logic gates variants variants a Not a Not16 □ Or8Way a And a And16 a Mux4Way16 a 0r o Or16 □ Mux8Way16 a Xor a Mux16 DMux4Way a Mux a DMux8Way a DMux

Multiplexor




8	ь	sel	out
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1
0	0	1	0
0	1	1	1
1	0	1	0
1	1	1	1

sel	out
0	a
1	ь

abbreviated truth table

- A 2-way multiplexor enables <u>selecting</u>, and outputting, one out of two possible inputs
- · Widely used in:
 - Digital design
 - Communications networks

Example: using mux logic to build a programmable gate



if	f (sel==0) out = (a And b lse out = (a Or b)				
- 9	out	=	(a	And	b)
els	e				
	out	=	(a	Or	b)

a	ь	sel	out	
0	0	0	0	-
0	1	0	0	
1	0	0	0	
1	1	0	1	
0	0	1	0	ī
0	1	1	1	
1	0	1	1	
1	1	1	1	

When sel==0 the gate acts like an And gate

When sel==1 the gate acts like an Or gate


Mux.hdl

```
And
```

```
CHIP AndMuxOr {
    IN a, b, sel;
    OUT out;

PARTS:
    And (a=a, b=b, out=andOut);
    Or (a=a, b=b, out=orOut);
    Mux (a=andOut, b=orOut, sel=sel, out=out);
}
```

Multiplexor implementation



if	(sel==0)
	out=a
els	e
	out=b

sel	out
0	a
1	ь

Mux.hdl


```
CHIP Mux {
    IN a, b, sel;
    OUT out;

PARTS:
    // Put your code here:
}
```

Implementation tip:

Can be implemented with And, Or, and Not gates

Demultiplexor




in	sel	а	ь
0	0	0	0
0	1	0	0
1	0	1	0
1	1	0	1

- · Acts like the "inverse" of a multiplexor
- Distributes the single input value into one of two possible destinations

DMux.hdl


```
CHIP DMux {
    IN in, sel;
    OUT a, b;
    PARTS:
    // Put your code here:
}
```

Example: Multiplexing / demultiplexing in communications networks




- Each sel bit is connected to an oscillator that produces a repetitive train of alternating 0 and 1 signals
- Enables transmitting multiple messages on a single, shared communications line

AND-16



16-bit, 4-way multiplexor



sel[1]	sel[0]	out
0	0	a
0	1	ь
1	0	с
1	1	d

Mux4Way16.hdl

```
CHIP Mux4Way16 {
    IN a[16], b[16], c[16], d[16],
        sel[2];
    OUT out[16];

PARTS:
    // Put your code here:
}
```

Boolean Arithmetic and the ALU

Representing	Numbers
Binary	Decimal
0	0
1	1
10	2
11	3
100	4
101	5

Binary
$$\rightarrow$$
 Decimal

2² 2¹ 2⁰

4s 2s 1s

1 0 1 binary

= $1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 = 5_{Decima}$

$$b_n b_{n-1} b_{n-2} ... b_1 b_0$$

= $\sum_i b_i \cdot 2^i$

Fixed word size

We will use a fixed number of bits. Say 8 bits.

0000 0000

0000 0001

....

1111 1111

28 = 256 numbers

Decimal -> Binary

$$87_{decimal} = 64 + 16 + 4 + 2 + 1$$

32 8

Binary Addition

```
1 1 1
0 0 0 1 0 1 0 1
+
0 1 0 1 1 1 0 0
0 1 1 1 0 0 0 1
```


```
Overflow
```

```
1 1 1 1
10010101
+
11011100
```


Building an Adder

- 1. Half Adder adds two bits
- 2. Full Adder adds three bits
- 3. Adder Adds two numbers

Binary Multiplication Concept



Binary Division Concept




How can we represent negative numbers?


Old methods

0000 0000	0
0000 0001	1
0111 1111	127
1000 0000	NI +: NI
•••	Negative Number
1 111 1111	

Negative Numbers - Sign bit



Representing Negative Numbers




The methods

- 1- Take inverse for each bit and add 1
 For finding the negative of 1 (the number)
 0001 Take inverse for each bir and add 1
 1110+1=1111
- 2- $2^n number = -number$ 16-1=15 = 1111 (-1 is represented with 1111)


• }	How	can	a com	puter	make	a subst	ruction?
-----	-----	-----	-------	-------	------	---------	----------

ALU UNIT

The grey part is called CPU




Multi bit input 1 and multi bit input2



The Arithmetic Logic Unit

The ALU computes a function on the two inputs, and outputs the result

f: one out of a family of pre-defined arithmetic and logical functions




- Arithmetic operations: integer addition,
 multiplication, division, ...
- □ logical operations: And, Or, Xor, ...

Which operations should the ALU perform? A hardware / software tradeoff.

The Hack ALU


- Operates on two 16-bit, two's complement values
- Outputs a 16-bit, two's complement value
- Which function to compute is set by six 1-bit inputs
- Computes one out of a family of 18 functions



out	
9	
1	
-1	
×	
У	
lx ly	
1y	
-x	
-y	
x+1	
y+1	
x-1	
y-1	
x+y	
х-у	
y-x	
x&y x y	
хy	

The Hack ALU


To cause the ALU to compute a function, set the control bits to the binary combination listed in the table.






ZX	nx	zy	ny	f	no	out
1	0	1	0	1	0	0
1	1	1	1	1	1	1
1	1	1	0	1	0	-1
0	0	1	1	0	0	×
1	1	0	0	0	0	у
0	0	1	1	0	1	1x
1	1	0	0	0	1	!y
0	0	1	1	1	1	-×
1	1	0	0	1	1	-y
0	1	1	1	1	1	x+1
1	1	0	1	1	1	y+1
0	0	1	1	1	0	x-1
1	1	0	0	1	0	y-1
0	0	0	0	1	0	X+y
0	1	0	0	1	1	х-у
0	0	0	1	1	1	y-x
0	0	0	0	0	9	x8y
0	1	0	1	0	1	xy


The Hack ALU in action: compute y-x



The Hack ALU in action: compute x & y




Opening up the Hack ALU black box



The Hack ALU operation

pre-setting		pre-setting		selecting between	post-setting	
the x input		the y input		computing + or &	the output	
ZX	nx	zy	ny	(#)	no	out
if zx	if nx	if zy	if ny	if f	if no	
then	then	then	then	then out=x+y	then	
x=0	x=1x	y=0	y=!y	else out=x&y	out=lout	



The Hack ALU operation

0.00	etting x input		etting y input	selecting between computing + or &	post-setting the output	Resulting ALU output
ZX	nx	zy	ny	f	no	out
if zx then x=0	if nx then x=1x	if zy then y=0	if ny then y=!y	if f then out=x+y else out≈x&y	if no then out=lout	out(x,y)=
1	0	1	0	1	0	0
1	1	1	1	1	1	1
1	1	1	0	1	0	-1
0	0	1	1	0	0	×
1	1	0	0	9	0	У
0	0	1	1	0	1	1×
1	1	0	0	0	1	!y
0	0	1	1	1	1	-×
1	1	0	0	1	1	-у
0	1	1	1	1	1	X+1
1	1	0	1	1	1	y+1
0	0	1	1	1	0	x-1
1	1	0	0	1	0	y-1
0	0	0	0	1	0	x+y
0	1	0	0	1	1	x-y
0	0	0	1	1	1	y-x
0	0	0	0	0	0	x&y
0	1	0	1	0	1	xly


ALU operation example: compute !x

The second second	pre-setting pre-setting the x input the y input			selecting between computing + or &	post-setting the output	Resulting ALU output
ZX	nx	zy	ny f no			out
if zx then x=0	if nx then x=1x	if zy then y=0	if ny then y=!y	if f then out=x+y else out=x&y	if no then out=!out	out(x,y)
1	0	1	0	1	0	0
1	1	1	1	1	1	1
1	1	1	0	1	0	-1
0	0	1	1	9	0	×
1	1	Ð	0	9	0	*
0	0	1	1	0	1	(1x)
1	1	0	Examp	e: compute 1x		4
0	0	1	x:	1100		-x
1	1	0	y:	1011	100	-у
0	1	1	,.			x+1
1	1	0	Followi	ng pre-setting:		y+1
0	0	1				x-1
1	1	9	x:	1100		y-1
0	0	9	y:	1 1 1 1		X+y
0	1	0	Comput	ation and post-se	ttina:	х-у
0	0	0	100		Tiriq.	y-x
0	0	0	x&y:	1100		x8y
0	1	0	!(x&y)	: 0011 (1)	()	xly

ALU operation example: compute y-x

pre-setting the x input		pre-setting the y input		selecting between computing + or &	post-setting the output	Resulting ALU output
ZX	nx	zy	ny	f	no	out
if zx then x=0	if nx then x=1x	if zy then y=0	if ny then y=!y	if f then out=x+y else out≈x&y	if no then out=!out	out(x,y)=
1	0	1	0	1	0	0
Funni	1	1	1	1	1	1
Exampl	e: comput			1	0	-1
x:	0 0 1	1 1		0	0	×
у:	0 1 1	1 (7)		9	0	У
C-U				0	1	1x
Followi	ng pre-se	rring:	- 1	9	1	!y
x:	0 0 1	0	1	1	1	-×
y:	1 0 0	0		1	1	-у
-				1	1	X+1
Comput	ation and	post-se	tting:	1	1	y+1
x+y:	1 0 1	0		1	0	x-1
I(x+v)	: 010	1 (5)		1	0	y-1
. ()/		17)		1	0	x+y
				1	1	1
0	0	0	1	1	1	(y-x)
0	0	9	0	9	0	XBY
0	1	0	1	9	1	хlу

The Hack ALU output control bits



if out == 0 then zr = 1, else zr = 0if out < 0 then ng = 1, else ng = 0

Basic Circuits that can be used in ALU

Half Adder



a	b	sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


HalfAdder.hdl

```
/** Computes the sum of two bits. */
CHIP HalfAdder {
    IN a, b;
    OUT sum, carry;
    PARTS:
    // Put your code here:
}
```

Implementation tip

Can be built using two very elementary gates. What two chips correspond to the sum and carry columns?

(If you can't see all the answers you should scroll down)



Basic Circuits that can be used in ALU

Full Adder




FullAdder.hdl

```
/** Computes the sum of three bits. */
CHIP HalfAdder {
    IN a, b, c;
    OUT sum, carry;
    PARTS:
    // Put your code here:
}
```


ä	ь	c	sum	carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Implementation tips

Can be built from two halfadders.



16-bit adder




Implementation tips

- An n-bit adder can be built from n full-adder chips
- The carry bit is "piped" from right to left
- The MSB carry bit is ignored.


Add16.hdl

```
/*
 * Adds two 16-bit, 2's-complement values.
 * The most-significant carry bit is ignored.
 */
CHIP Add16 {
    IN a[16], b[16];
    OUT out[16];

    PARTS:
    // Put you code here:
}
```



ALU



ALU.hdl