# Interface Shift Register with Atmega

74HC595 (8Bits)

#### Preface

- When there more devices to drive than available MCU pins, this shift register comes handy
- Essentially a serial to parallel converter
- Typical applications include driving 7 Segment display, Bargraph display etc.
- One or more shift registers can be cascaded with the existing one (daisy chaining) to get 16 or 32 or more separate output lines without having to increase MCU pins
- These work as output devices. There are devices available for input as well

#### Refference


• Datasheet: <a href="mailto:E:\educational\datasheets\74HC">E:\educational\datasheets\74HC</a> HCT595.pdf




• Extreme-Electronics: <a href="http://extremeelectronics.co.in/avr-tutorials/using-shift-registers-with-avr-micro-avr-tutorial/">http://extremeelectronics.co.in/avr-tutorials/using-shift-registers-with-avr-micro-avr-tutorial/</a>

• Youtube: <a href="https://www.youtube.com/watch?v=d7Au3I4ZdZc">https://www.youtube.com/watch?v=d7Au3I4ZdZc</a>

#### Pin out



## Working mechanism




## Working Principle DS and SHCP

- DS (serial data pin-14) takes in serial data.
- At every rising edge of shift clk on pin 11, the register left-shifts its previous byte present in 8 STAGE SHIFT REGISTER.
- samples and captures DS (high or low) and places it on newly vacant LSB position
- This way 8 rising edge on SHCP will load a new byte in 8 STAGE SHIFT REGISTER.

## Working Principle STCP

- Unless STCP receive a rising edge the content of 8 STAGE SHIFT REGISTER will not be available at 8 BIT STORAGE REGISTER
- Once STCP receives a rising edge the content of 8 STAGE SHIFT REGISTER gets copied into 8 BIT STORAGE REGISTER
- So its usually done once after 8 new bits have shifted in 8 STAGE SHIFT REGISTER
- When OE is connected to GND (default) the 8 bits in 8 BIT STORAGE REGISTER is available in 3 STATE OUTPUTS for external use

## MCU connection (Basic mode) just 5 pins (3MCU pins)



## Library (ShiftRegHC595.h)

```
16 #define HC595 DS DDR
                         DDRB
                                       Customize
17 #define HC595 DS PORT
                         PORTB
18 #define HC595 DS POS
                         PB0
                                        pin
   // SH CP (Shift Clk) PIN CONNECTE
   #define HC595 SHCP DDR DDRB
                                       connections
22 #define HC595 SHCP PORT PORTB
   #define HC595 SHCP POS PB1
   // ST_CP (Storage/Latch Clk) PIN CONNECTED TO
26 #define HC595_STCP_DDR DDRB
27 #define HC595 STCP PORT PORTB
   #define HC595 STCP POS PB2
    /************ user config area ends **********/
```

## Library (ShiftRegHC595.h)

```
void HC595Init() {=
#define HC595DataHigh() (HC595 DS PORT|=(1<<HC595 DS POS))</pre>
#define HC595DataLow() (HC595 DS PORT&=(~(1<<HC595 DS POS)))
                                                                     Internal Functions
void HC595Pulse() { ==
//Sends a single clk pulse (rising edge) on ST CP (Storage/late Clk) line
void HC595Latch() { ==
                                                                       User Function
void HC595Write(uint8 t data) { ==
```

## Library (ShiftRegHC595.h)

```
100 #include <avr/io.h>
    #include <util/delay.h>
102
    #include "ShiftRegHC595.h"
104
                                             Fully running code
105
106
                                             Example
107
    void main(){
108
        //Initialize HC595 system
109
110
        HC595Init();
        while(1) {
111
             HC595Write(0b00110101); //Write the data to HC595
112
            _delay_ms(500);
113
                                                //Wait
114
            HC595Write(0b11001010);
115
            _delay_ms(500);
116
117 }
118
119
120
```

#### Extended & Advanced Features

- Sometimes one shift register is not enough.
- So there are four different ways to connect multiple shift registers with MCU
  - 1. Daisy Chain
  - 2. Common clocks (SHCP & STCP common and different DS lines)
  - 3. Common latch (STCP common and different SHCP and DS lines)
  - 4. Totally separate modules


## 1. Daisy Chain

Cascade

## 1. Daisy Chain

- Shift registers are cascaded.
- Number of MCU lines doesn't increase( stays 3).
- 2 SR gives 16 o/p lines, 3 gives 24 etc.
- But total number of bits avail able have to be updated together
- Best suited for display devices (7 segments, bargraphs etc.)

## 1. Daisy chain Connections



 Include "ShiftRegHC595\_daisy.h" and this will automatically include "ShiftRegHC595.h"

```
76
77 #include <avr/io.h>
78 #include <util/delay.h>
79
80 #include "ShiftRegHC595_daisy.h"
81
82
83
```

• Then configure the connection for SRO (Closest to MCU) in

ShiftRegHC595.h

```
DDRB
                                     Customize
                     PORTB
                                     pin
  SH_CP (Shift Clk) PIN CONNECTED TO
   fine HC595 SHCP DDR DDRB
                                     connections
   efine HC595 SHCP PORT PORTB
   fine HC595 SHCP POS PB1
// ST_CP (Storage/Latch Clk) PIN CONNECTED TO
#define HC595 STCP DDR DDRB
#define HC595_STCP_PORT_PORTB
#define HC595 STCP POS PB2
/***************** user config area ends ************/
```

Then specify number of SR(s) cascaded, i.e. total number of SR(s) excluding SRO, in ShiftRegHC595\_daisy.h

```
*********** user configureable area
// if more than one 75HC595 shift registers
//are cascaded then spicify number of cascaded shift registers( to
#define DAISY_CHAIN 1 // options 1, 2, 3, (0 => no daisy chain)
                                          d Thsi means other than a
                                           SR0 there's ONE more
                                           SR cascaded. So total
                                           number of SR is 2
                                           Designated as SRO
                                            (Closest to MCU) and
   writes double word
                                           SR1 (Next to SR0)
   2 shift registers (Total 16 pins)
   SRO(closer to MCU) and SR1(far from MSU)
#if DAISY CHAIN == 1
            595WriteDW(uints + datas uints
```

• That's it, Now just call the functions. Here's a sample program.

```
#include <avr/io.h>
   #include <util/delay.h>
79
   #include "ShiftRegHC595_daisy.h"
81
82
   void main(){
        //Initialize HC595 system
84
       HC595Init();
        // first byte goes to SR closest/to MCU
        HC595WriteDW(0b10101010, 0b01010101);
88
        while(1) {
89
90
91
```


## 2. Common Clocks

SHCP(shift Clk) & STCP(latch Clk)

## 2. Common Clocks (SHCP & STCP)

- Shift registers are not cascaded.
- All the SR(s) share the same clock line (SHCP & STCP)
- But each SR have their own an different DS lines
- Since they share clocks. If one SR is updated then this will cause shifts in all the SR(s). To overcome this all shift registers will have to be updated all at once.
- First SR (SR0) requires 3 MCU lines and then after one more MCU lines (DS) each for each SR(s) added.

#### 2. Common Clocks Connections



• Include "ShiftRegHC595\_comClk.h" and this will automatically include "ShiftRegHC595.h"

```
#include <avr/io.h>
200 #include <util/delay.h>
201
201 #include "ShiftRegHC595_comClk.h"
203
204
```

• Then configure the connection for SRO (Closest to MCU) in

ShiftRegHC595.h

```
Customize
                     PORTB
                                     pin
  SH_CP (Shift Clk) PIN CONNECTED TO
   fine HC595 SHCP DDR DDRB
                                     connections
   fine HC595 SHCP PORT PORTB
   fine HC595 SHCP POS PB1
// ST_CP (Storage/Latch Clk) PIN CONNECTED TO
  efine HC595_STCP_DDR DDRB
#define HC595_STCP_PORT_PORTB
#define HC595 STCP POS PB2
/***************** user config area ends ************/
```

 Then configure DSx line connections for SR1 and SR2 in ShiftRegHC595\_comClk.h

• That's it, Now just call the functions. Here's a sample program.

```
196
197
198
    #include <avr/io.h>
    #include <util/delay.h>
201
     #include "ShiftRegHC595 comClk.h"
203
                              CK => Common Clock
204
205
     void main(){
         //Initialize/HC595 system
207
         HC595Init()
208
         // first byte goes to SR0 with DS0 line
         HC595WriteCK(0b10101010, 0b01010101);
210
211
         while(1) {
212
213 }
```


## 3. Common latch

STCP(latch Clk is common)

#### 3. Common Latch

- The latch Clk(STCP) is shared between all the SR(s)
- Each SR has its own Shift Clk(SHCP) and Serial data(DS)
- This mode can be achieved by Configuring the same PORT, DDR, POS for STCP pic in Totally separate mode

#### 3. Common Latch Connections



• Include "ShiftRegHC595\_X.h" and this will automatically include "ShiftRegHC595.h"

```
180
181 #include <avr/io.h>
182 #include <util/delay.h>
183
184 #include "ShiftRegHC595_X.h"
185
186
187
```

 Then configure the connection for SRO (Closest to MCU) in ShiftRegHC595.h

```
DDRB 1
                              Customize
                              pin
// SH CP (Shift Clk) PIN CONNECTE
                              connections
  fine HC595 SHCP POS PB1
```


Then configure the connection for SR1 in ShiftRegHC595\_X.h

```
************* user configureable area ************/
 /DS (Serial data) PIN-14 CONNECTED TO
#define HC595_DS1_DDR
                       DDRB
#define HC595_DS1_PORT PORTB
#define HC595 DS1 POS
                       PB3
#define HC595_SHCP1_DDR
                           DDRB
#define HC595 SHCP1 PORT
                           PORTB
#define HC595_SHCP1_POS
                           PB4
                                             Same PB2
// ST CP (Storage/Latch Cl
                           DDRB
#define HC595_STCP1_DDR
#define HC595_STCP1_PORT
                           PORTB
#define HC595_STCP1_POS
                           PB2
```

Sample Program

```
180
    #include <avr/io.h>
    #include <util/delay.h>
183
    #include "ShiftRegHC595_X.h"
185
186
187
    void main(){
        //Initialize HC595 system
189
        HC595Init();
190
        HC595Init1();
        HC595Write(0b10101010);
        HC595Write1(0b11001100);
194
        while(1) {
195
197
198
199
```

## 4. Totally Separate



• Include "ShiftRegHC595\_X.h" and this will automatically include "ShiftRegHC595.h"

```
180
181 #include <avr/io.h>
182 #include <util/delay.h>
183
184 #include "ShiftRegHC595_X.h"
185
186
187
```

• Then configure the connection for SR0 (Closest to MCU) in

ShiftRegHC595.h

```
Customize
                     PORTB
                                    pin
  SH_CP (Shift Clk) PIN CONNECTED TO
   fine HC595 SHCP DDR DDRB
                                    connections
   fine HC595 SHCP PORT PORTB
   fine HC595 SHCP POS PB1
// ST_CP (Storage/Latch Clk) PIN CONNECTED TO
#define HC595_STCP_PORT_PORTB
#define HC595 STCP POS PB2
/************* user config area ends ***********/
```

• Then configure the connection for SR1 in ShiftRegHC595\_X.h

```
//DS (Serial data) PIN-14 CONNECTED TO
#define HC595 DS1 DDR
                    DDRB
                                      All New pins for
#define HC595 DS1 PORT
                    PORTB
#define HC595 DS1 POS
                                      SR1
#define HC595_SHCP1_DDR
                        DDRB
                        PORTB
#define HC595_SHCP1_PORT
#define HC595_SHCP1_POS
                        PB4
// ST_CP (Storage/Latch Clk) PIN-12 CONNECT;
#define HC595 STCP1 DDR
                        DDRB
                        PORTB
#define HC595_STCP1_PORT
#define HC595_STCP1_POS
                        PB5
```

Sample Program

```
180
    #include <avr/io.h>
    #include <util/delay.h>
183
    #include "ShiftRegHC595_X.h"
185
186
187
    void main(){
        //Initialize HC595 system
189
        HC595Init();
190
        HC595Init1();
        HC595Write(0b10101010);
        HC595Write1(0b11001100);
194
        while(1) {
195
197
198
199
```