




Agenda for Hauptseminar VLSI-Entwurfsverfahren

WS 2025/26 - Friday, 23. January 2026



Time	Session and Session Chair	Speaker
09:00 - 09:05	Welcome (Foik)	
09:05 - 10:20	Session 1: Modern Hardware Design (Wolters) 1: GPU-accelerated RTL Simulation" 2: Chip Placement with Deep Reinforcement Learning 3: Managing Schedules and Memory Coherence in Heterogeneous System of Chiplets	Melis Cetinkaya Junpeng Chen Ipek Akdeniz
10:20 - 10:30	Break	
10:30 - 11:50	Session 2: Development and Evaluation of Embedded Software (Foik) 4: Staying Relevant: Investigation on Embedded Software Project Requirements to ensure easy, safe, and secure OTA-Update Ability 5: Comparing Performance Estimation Methods for Instruction-Level Simulations 6: The ZSim Performance Simulator	Maximilian Looser Vianca Yasim Emil Lange
11:50 - 12:00	Break	
12:00 - 13:00	Session 3: Neural Network Accelerators (Djajapermana) 7: Placement of Systolic Arrays for Neural Network Accelerators 8: Innovative Memory Architectures in DNN Accelerators	Danylo Struk Michael Lobis