Computer Organization Lab 4

1. Describe the input fields of each pipeline register

```
Ans:
// IF/ID
wire [32-1:0] ID_PC_add1, ID_instr;
Pipe_Reg #(.size(64)) IF_ID(
.clk i(clk i),
.rst_n(rst_n),
.data_i({PC_add1, instr}),
.data o({ID PC add1, ID instr})
);
// ID/EX
wire [32-1:0] EX PC add1, EX signextend, EX ReadData1, EX ReadData2;
wire EX ALUSrc, EX Branch, EX MemRead, EX MemWrite, EX RegWrite;
wire [2-1:0] EX ALUOP;
wire [21-1:0] EX instr 20 0;
wire EX RegDst, EX MemtoReg;
Pipe_Reg #(.size(158)) ID_EX(
.clk_i(clk_i),
.rst n(rst n),
.data i({ID PC add1, signextend, ReadData1, ReadData2, ALUSrc, Branch,
MemRead, MemWrite, RegWrite,
MemtoReg, ALUOP, ID instr[20:0], RegDst}),
.data o({EX PC add1, EX signextend, EX ReadData1, EX ReadData2,
EX ALUSrc, EX Branch,
EX_MemRead, EX_MemWrite, EX_RegWrite, EX_MemtoReg, EX_ALUOP,
EX instr 20 0, EX RegDst})
);
11
```

```
// EX/MEM
wire [5-1:0] MEM_WriteReg_addr;
wire [32-1:0] MEM PC add2, MEM ALUResult, MEM ReadData2;
wire MEM Branch, MEM zero, MEM MemWrite, MEM RegWrite,
MEM MemRead, MEM MemtoReg;
Pipe Reg #(.size(107)) EX MEM(
.clk i(clk i),
.rst n(rst n),
.data_i({WriteReg_addr, PC_add2, ALUResult, EX_ReadData2, EX_Branch, zero,
EX MemWrite, EX RegWrite, EX MemRead, EX MemtoReg}),
.data_o({MEM_WriteReg_addr, MEM_PC_add2, MEM_ALUResult,
MEM ReadData2, MEM Branch,
MEM zero, MEM MemWrite, MEM RegWrite, MEM MemRead, MEM MemtoReg})
);
11
// MEM/WB
wire [5-1:0] WB WriteReg addr;
wire [32-1:0] WB_DM_ReadData, WB_ALUResult;
wire WB_RegWrite,WB_MemtoReg;
Pipe Reg #(.size(71)) MEM WB(
.clk i(clk i),
.rst n(rst n),
.data_i({MEM_WriteReg_addr, DM_ReadData, MEM_ALUResult, MEM_RegWrite,
MEM MemtoReg}),
.data o({WB WriteReg addr, WB DM ReadData, WB ALUResult, WB RegWrite,
WB_MemtoReg})
);
11
```

2. Explain your control signals in the sixth cycle(both test data test_1.txt and test_2.txt are needed)

Ans:

test1: test2:

IF ID EX MEM WB IF ID EX MEM WB

slt | or | and | addi | addi | sw | sw | addi | addi | addi

RegDst: 1 RegDst: 1

ALUOP1:1 ALUOP1:1

ALUOP0:0 ALUOP0:0

ALUsrc : 0 ALUsrc : 0

Branch: 0 Branch: 0

MemRead: 0 MemRead: 0

MemWrite: 0 MemWrite: 0

RegWrite : 1 RegWrite : 1

MemtoReg: 0 MemtoReg: 0