INTRODUCTION

1.1 FAST FOURIER TRANSFORM

A Fast Fourier Transform (FFT) is an efficient algorithm to compute the Discrete Fourier Transform (DFT) and its inverse. There are many distinct FFT algorithms involving a wide range of mathematics, from simple complex-number arithmetic to group theory and number theory. The fast Fourier Transform is a highly efficient procedure for computing the DFT of a finite series and requires less number of computations than that of direct evaluation of DFT. It reduces the computations by taking advantage of the fact that the calculation of the coefficients of the DFT can be carried out iteratively. Due to this, FFT computation technique is used in digital spectral analysis, filter simulation, autocorrelation and pattern recognition.

The FFT is based on decomposition and breaking the transform into smaller transforms and combining them to get the total transform. FFT reduces the computation time required to compute a discrete Fourier transform and improves the performance by a factor of 100 or more over direct evaluation of the DFT.

A DFT decomposes a sequence of values into components of different frequencies. This operation is useful in many fields but computing it directly from the definition is often too slow to be practical. An FFT is a way to compute the same result more quickly: computing a DFT of N points in the obvious way, using the definition, takes $O(N^2)$ arithmetical operations, while an FFT can compute the same result in only $O(N \log N)$ operations.

The difference in speed can be substantial, especially for long data sets where N may be in the thousands or millions—in practice, the computation time can be reduced by

several orders of magnitude in such cases, and the improvement is roughly proportional to $N/\log(N)$. This huge improvement made many DFT-based algorithms practical. FFT's are of great importance to a wide variety of applications, from digital signal processing and solving partial differential equations to algorithms for quick multiplication of large integers.

The most well known FFT algorithms depend upon the factorization of N, but there are FFT with O (N log N) complexity for all N, even for prime N. Many FFT algorithms only depend on the fact that is an N th primitive root of unity, and thus can be applied to analogous transforms over any finite field, such as number-theoretic transforms.

The Fast Fourier Transform algorithm exploit the two basic properties of the twiddle factor - the symmetry property and periodicity property which reduces the number of complex multiplications required to perform DFT.

FFT algorithms are based on the fundamental principle of decomposing the computation of discrete Fourier Transform of a sequence of length N into successively smaller discrete Fourier transforms. There are basically two classes of FFT algorithms.

- A) Decimation In Time (DIT) algorithm
- B) Decimation In Frequency (DIF) algorithm.

In decimation-in-time, the sequence for which we need the DFT is successively divided into smaller sequences and the DFTs of these subsequences are combined in a certain pattern to obtain the required DFT of the entire sequence. In the decimation-in-frequency approach, the frequency samples of the DFT are decomposed into smaller and smaller subsequences in a similar manner.

The number of complex multiplication and addition operations required by the simple forms both the Discrete Fourier Transform (DFT) and Inverse Discrete Fourier Transform (IDFT) is of order N^2 as there are N data points to calculate, each of which requires N complex arithmetic operations.

The discrete Fourier transform (DFT) is defined by the formula:

$$X(K) = \sum_{n=0}^{N-1} x(n) \bullet e^{\frac{-j2\Pi nK}{N}};$$

Where K is an integer ranging from 0 to N-1.

The algorithmic complexity of DFT will O(N2) and hence is not a very efficient method. If we can't do any better than this then the DFT will not be very useful for the majority of practical DSP application. However, there are a number of different 'Fast Fourier Transform' (FFT) algorithms that enable the calculation the Fourier transform of a signal much faster than a DFT. As the name suggests, FFTs are algorithms for quick calculation of discrete Fourier transform of a data vector. The FFT is a DFT algorithm which reduces the number of computations needed for N points from $O(N\ 2)$ to $O(N\ \log\ N)$ where \log is the base-2 logarithm. If the function to be transformed is not harmonically related to the sampling frequency, the response of an FFT looks like a 'sinc' function (sin x) / x.

The Radix-2 DIT algorithm rearranges the DFT of the function x_n into two parts: a sum over the even-numbered indices n = 2m and a sum over the odd-numbered indices n = 2m + 1:

$$X_k = \sum_{m=0}^{N/2-1} x_{2m} e^{-\frac{2\pi i}{N}(2m)k} + \sum_{m=0}^{N/2-1} x_{2m+1} e^{-\frac{2\pi i}{N}(2m+1)k}.$$

One can factor a common multiplier $e^{-\frac{2\pi i}{N}k}$ out of the second sum in the equation. It is the two sums are the DFT of the even-indexed part x_{2m} and the DFT of

$$X_k = \underbrace{\sum_{m=0}^{N/2-1} x_{2m} e^{-\frac{2\pi i}{N/2} mk}}_{\text{DFT of even-indexed part of } x_m} + e^{-\frac{2\pi i}{N} k} \underbrace{\sum_{m=0}^{N/2-1} x_{2m+1} e^{-\frac{2\pi i}{N/2} mk}}_{\text{DFT of odd-indexed part of } x_m} = E_k + e^{-\frac{2\pi i}{N} k} O_k.$$

odd-indexed part x_{2m+1} of the function x_n . Denote the DFT of the **E**ven-indexed inputs x_{2m} by E_k and the DFT of the **O**dd-indexed inputs x_{2m+1} by O_k and we obtain:

However, these smaller DFTs have a length of N/2, so we need compute only N/2 outputs: thanks to the periodicity properties of the DFT, the outputs for $N/2 \le k < N$ from a DFT of length N/2 are identical to the outputs for $0 \le k < N/2$. That is, $E_{k+N/2} = E_k$ and $O_{k+N/2} = O_k$. The phase factor $\exp[-2\pi i k / N]$ called a twiddle factor which obeys the relation: $\exp[-2\pi i (k+N/2)/N] = e^{-\pi i} \exp[-2\pi i k/N] = -\exp[-2\pi i k/N]$, flipping the sign of the $O_{k+N/2}$ terms. Thus, the whole DFT can be calculated as follows:

$$X_k = \begin{cases} E_k + e^{-\frac{2\pi i}{N}k} O_k & \text{if } k < N/2 \\ \\ E_{k-N/2} - e^{-\frac{2\pi i}{N}(k-N/2)} O_{k-N/2} & \text{if } k \ge N/2. \end{cases}$$

This result, expressing the DFT of length N recursively in terms of two DFTs of size N/2, is the core of the radix-2 DIT fast Fourier transform. The algorithm gains its speed by re-using the results of intermediate computations to compute multiple DFT outputs. Note that final outputs are obtained by a +/- combination of E_k and $O_k \exp(-2\pi i k / N)$, which is simply a size-2 DFT; when this is generalized to larger radices below, the size-2 DFT is replaced by a larger DFT (which itself can be evaluated with an FFT).

This process is an example of the general technique of divide and conquers algorithms. In many traditional implementations, however, the explicit recursion is avoided, and instead one traverses the computational tree in breadth-first fashion.




Fig 1.1 Decimation In Time FFT

In the DIT algorithm, the twiddle multiplication is performed before the butterfly stage whereas for the DIF algorithm, the twiddle multiplication comes after the Butterfly stage.




Fig 1.2: Decimation In Frequency FFT

The 'Radix 2' algorithms are useful if N is a regular power of 2 (N=2p). If we assume that algorithmic complexity provides a direct measure of execution time and that the relevant logarithm base is 2 then as shown in table 1.1, ratio of execution times for the (DFT) vs. (Radix 2 FFT) increases tremendously with increase in N.

The term 'FFT' is actually slightly ambiguous, because there are several commonly used 'FFT' algorithms. There are two different Radix 2 algorithms, the so-called 'Decimation in Time' (DIT) and 'Decimation in Frequency' (DIF) algorithms. Both of these rely on the recursive decomposition of an N point transform into 2 (N/2) point transforms.

Number	Complex Multiplications	Complex Multiplication	Speed
of Points,	in Direct computations,	in FFT Algorithm, (N/2)	improvement
N	N^2	$\log_2 N$	Factor
4	16	4	4.0
8	64	12	5.3
16	256	32	8.0
32	1024	80	12.8
64	4096	192	21.3
128	16384	448	36.6

Table 1.1: Comparison of Execution Times, DFT & Radix – 2 FFT

1.2 BUTTERFLY STRUCTURES FOR FFT

Basically FFT algorithms are developed by means of divide and conquer method, the is depending on the decomposition of an N point DFT in to smaller DFT's. If N is factored as $N = r_1, r_2, r_3 ... r_L$ where $r_1 = r_2 = ... = r_L = r$, then $r_L = N$. where r is called as Radix of FFFt algorithm.

If r= 2, then if is called as radix-2 FFT algorithm,. The basic DFT is of size of 2. The N point DFT is decimated into 2 point DFT by two ways such as Decimation In Time (DIT) and Decimation In Frequency (DIF) algorithm. Both the algorithm take the advantage of periodicity and symmetry property of the twiddle factor.

$$W_N^{nK} = e^{\frac{-j2\Pi nK}{N}}$$

The radix-2 decimation-in-frequency FFT is an important algorithm obtained by the divide and conquers approach. The Fig. 1.2 below shows the first stage of the 8-point

DIF algorithm.




Fig. 1.1: First Stage of 8 point Decimation in Frequency Algorithm.

The decimation, however, causes shuffling in data. The entire process involves $v = \log 2 N$ stages of decimation, where each stage involves N/2 butterflies of the type shown in the Fig. 1.3.




Fig. 1.4: Butterfly Scheme.

Here $W_n^k = e^{\frac{-j2\Pi nk}{N}}$ is the Twiddle factor.

Consequently, the computation of N-point DFT via this algorithm requires (N/2) log2 N complex multiplications. For illustrative purposes, the eight-point decimation-in frequency algorithm is shown in the Figure below. We observe, as previously stated, that the output sequence occurs in bit-reversed order with respect to the input. Furthermore, if we abandon the requirement that the computations occur in place, it is also possible to have both the input and output in normal order. The 8 point Decimation In frequency algorithm is shown in Fig 1.5.




Fig. 1.5: 8 point Decimation in Frequency Algorithm

CHAPTER 2

HARDWATE DESCRIPTION LANGUAGE

2.1 INTRODUCTION

Hardware Description Language (HDL) is a language that can describe the behavior and structure of electronic system, but it is particularly suited as a language to describe the structure and the behavior of the digital electronic hardware design, such as ASICs and FPGAs as well as conventional circuits. HDL can be used to describe electronic hardware at many different levels of abstraction such as Algorithm, Register transfer level (RTL) and Gate level. Algorithm is un synthesizable, RTL is the input to the synthesis, and Gate Level is the input from the synthesis. It is often reported that a large number of ASIC designs meet their specification first time, but fail to work when plunged into a system. HDL allows this issue to be addressed in two ways, a HDL specification can be executed in order to achieve a high level of confidence in its correctness before commencing design and may simulate one specification for a part in the wider system context(Eg:- Printed Circuited Board Simulation). This depends upon how accurately the specialization handles aspects such as timing and initialization.

2.2 ADVANTAGES OF HDL

A design methodology that uses HDLs has several fundamental advantages over traditional Gate Level Design Methodology. The following are some of the advantages:

One can verify functionality early in the design process and immediately simulate
the design written as a HDL description. Design simulation at this high level,
before implementation at the Gate Level allows testing architectural and
designing decisions.

- FPGA synthesis provides logic synthesis and optimization, so one can automatically convert a VHDL description to gate level implementation in a given technology.
- HDL descriptions provide technology independent documentation of a design and its functionality. A HDL description is more easily read and understood than a net-list or schematic description.
- HDLs typically support a mixed level description where structural or net-list
 constructs can be mixed with behavioral or algorithmic descriptions. With this
 mixed level capabilities one can describe system architectures at a high level or
 gate level implementation.

2.3 VHDL

VHDL is a hardware description language. It describes the behavior of an electronic circuit or system, from which the physical circuit or system can then be attained.

VHDL stands for VHSIC Hardware Description Language. VHSIC is itself an abbreviation for Very High Speed Integrated Circuits, an initiative funded by United States Department of Defense in the 1980s that led to creation of VHDL. Its first version was VHDL 87, later upgraded to the VHDL 93. VHDL was the original and first hardware description language to be standardized by Institute of Electrical and Electronics Engineers, through the IEEE 1076 standards. An additional standard, the IEEE 1164, was later added to introduce a multi-valued logic system.

VHDL is intended for circuit synthesis as well as circuit simulation. However, though VHDL is fully simulatable, not all constructs are synthesizable. The two main immediate applications of VHDL are in the field of Programmable Logic Devices and in the field of ASICs (Application Specific Integrated Circuits). Once the VHDL code has been written, it can be used either to implement the circuit in a programmable device or

can be submitted to a foundry for fabrication of an ASIC chip.

VHDL is a fairly general-purpose language, and it doesn't require a simulator on which to run the code. There are many VHDL compilers, which build executable binaries. It can read and write files on the host computer, so a VHDL program can be written that generates another VHDL program to be incorporated in the design being developed. Because of this general-purpose nature, it is possible to use VHDL to write a *test bench* that verifies the functionality of the design using files on the host computer to define stimuli, interacts with the user, and compares results with those expected.

The key advantage of VHDL when used for systems design is that it allows the behavior of the required system to be described (modeled) and verified (simulated) before synthesis tools translate the design into real hardware (gates and wires). The VHDL statements are inherently concurrent and the statements placed in a PROCESS, FUNCTION or PROCEDURE are executed sequentially.

2.4 EDA Tools

There are several EDA (Electronic Design Automation) tool available for circuit synthesis, implementation and simulation using VHDL. Some tools are offered as part of a vendor's design suite such as Altera's Quatus II which allows the synthesis of VHDL code onto Altera's CPLD/FPGA chips, or Xilinx's ISE suite, for Xilinx's CPLD/FPGA chips.

ISE® WebPACK™ design software is the industry's only FREE, fully featured front-to-back FPGA design solution for Linux, Windows XP, and Windows Vista. ISE WebPACK is the ideal downloadable solution for FPGA and CPLD design offering HDL synthesis and simulation, implementation, device fitting, and JTAG programming. ISE WebPACK delivers a complete, front-to-back design flow providing instant access to the ISE features and functionality at no cost. Xilinx has created a solution that allows convenient productivity by providing a design solution that is always up to date with error-free downloading and single file installation.

DESIGN OF FFT

3.1 IMPLEMENTATION OF 16-POINT FFT BLOCKS

The FFT computation is accomplished in three stages. The x(0) until x(15) variables are denoted as the input values for FFT computation and X(0) until X(15) are denoted as the outputs. The pipeline architecture of the 16 point FFT is shown in Fig 4.1 consisting of butterfly schemes in it. There are two operations to complete the computation in each stage.




Fig 3.1: Architecture of 16 point FFT.

The upward arrow will execute addition operation while downward arrow will execute subtraction operation. The subtracted value is multiplied with twiddle factor

value before being processed into the next stage. This operation is done concurrently and is known as butterfly process.

The implementation of FFT flow graph in the VHDL requires three stages, final computation is done and the result is sent to the variable Y (0) to Y (15). Equation in each stage is used to construct scheduling diagram.

For stage one, computation is accomplished in three clock cycles denoted as S0 to S2. The operation is much simpler compared with FFT. This is because FFT processed both real and imaginary value. The result from FFT is represented in real and imaginary value because of the multiplication of twiddle factor. Twiddle factor is a constant defined by the number of point used in this transform. This scheduling diagram is derived from the equations obtain in FFT signal flow graph. The rest of the scheduling diagrams can be sketched in the same way as shown in figure 4.2. Thus each stage requires a clock cycle and totally three clock cycles are needed. Scheduling diagrams are a part of behavioral modeling and Synthesis steps to translate the algorithmic description into RTL (register transfer level) in VHDL design.

3.2 DESIGN OF A GENERAL RADIX-2 FFT USING VHDL

As we move to higher-point FFTs, the structure for computing the FFT becomes more complex and the need for an efficient complex multiplier to be incorporated within the butterfly structure arises. Hence we propose an algorithm for an efficient complex multiplier that overcomes the complication of using complex numbers throughout the process.

A radix-2 FFT can be efficiently implemented using a butterfly processor which includes, besides the butterfly itself, an additional complex multiplier for the twiddle factors.

A radix-2 butterfly processor consists of a complex adder, a complex subtraction, and a complex multiplier for the twiddle factors. The complex multiplication with the

twiddle factor is often implemented with four real multiplications and 2 add / subtract operations.

Normal Complex Operation:

$$(X+jY) (C+jS) = CX + jSX + jCY - YS$$

= $CX - YS + j (SX + CY)$

Real Part
$$R = CX - YS$$

Imaginary Part
$$I = SX + CY$$

Using the twiddle factor multiplier that has been developed, it is possible to design a butterfly processor for a radix-2 Cooley-Tukey FFT. Hence this basic structure of radix-2 FFT can be used as a building block to construct higher N-point FFTs. This structure has been developed as an extension to provide for the computation of higher value index FFTs.

VHDL IMPLEMENTATION

4.1 DESIGN SOFTWARE

The implementations have been carried out using the software, Xilinx ISE 9.2i. The hardware language used is the Very High Speed Integrated Circuit Hardware Description Language (VHDL). VHDL is a widely used language for register transfer level description of hardware. It is used for design entry, compile and simulation of digital systems.

4.2 INTERFACE

The architectural design consist of data inputs, control unit, clocks and the data output. The register may be of the array of four or eight variable in the type of real. The FFT implementation in VHDL consists of three states such as start, load and run.



4.3 Design Summary

PROJ_FFT_II Project Status				
Project File: proj_fft_II.ise Current State: Synthesized				
Module Name:	synth_main	• Errors:	No Errors	
Target Device:	xe3s200-4ft256	• Warnings:	1799 Warnings	
Product Version:	ISE 9.2i	• Updated:	Sun Nov 27 20:39:39 2011	

PROJ_FFT_II Partition Summary	
No partition information was found.	


Device Utilization Summary (estimated values)					
Logic Utilization	Used	Available	Utilization		
Number of Slices	0	1920	0%		
Number of bonded IOBs	32	173	18%		

Detailed Reports					
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Sun Nov 27 17:16:18 2011	0	1799 Warnings	35 Infos
Translation Report					
Map Report					
Place and Route Report					
Static Timing Report					
Bitgen Report					

RESULTS

The simulation of this whole project has been done using the Xilinx ISE of version 9.2i. Xilinx ISE is a simulation tool for programming {VLSI} {ASIC}s, {FPGA}s, {CPLD}s, and {SoC}s. It provides a comprehensive simulation and debug environment for complex ASIC and FPGA designs. Support is provided for multiple languages including Verilog, SystemVerilog, VHDL and SystemC.

5.1 SIMULATION RESULT OBTAINED



CONCLUSION AND FUTURE SCOPE

6.1. CONCLUSION

This project describes the efficient use of VHDL code for the implementation of radix 2 based FFT architecture and the wave form result of the various stages has been obtained successfully. The accuracy in obtained results has been increased with the help of efficient coding in VHDL. The accuracy in results depends upon the equations obtained from the butterfly diagram and then on the correct drawing of scheduling diagrams based on these equations.

6.2. FUTURE SCOPE

The future scopes of this project are to implement the proposed FFT architecture using Field-Programmable Gate Arrays (FPGAs).

The FFT (Fast Fourier Transform) processor plays a critical part in speed and power consumption of the Orthogonal Frequency Division Multiplexing (OFDM) communication system. Thus the FFT block can be implemented in OFDM.

VHDL CODE

Top rtl - synth_main.vhd

```
library ieee ;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use work.butter_lib.all ;
use ieee.std_logic_unsigned.all ;
entity synth main is
port (
      data io : in std logic vector(31 downto 0);
      final op : out std logic vector(31 downto 0) ;
      clock main, clock, enbl, reset, init : in std logic) ;
end synth main ;
architecture rtl of synth main is
signal shft , waves : std_logic_vector(3 downto 0) ;
component subtractor
 port (
       a : in std logic vector (31 downto 0) ;
      b: in std logic vector (31 downto 0);
       clock , rst sub , sub en : in std logic ;
       a smaller , fin sub , num zero : out std logic ;
       zero detect : out std logic vector(1 downto 0) ;
       sub : out std logic vector (8 downto 0);
       change : out std logic ) ;
end component ;
component swap
 port (
       a : in std_logic_vector (31 downto 0) ;
      b : in std logic vector (31 downto 0) ;
      clock : in std logic ;
       rst_swap , en_swap : in std logic ;
       finish swap : out std logic ;
      d : out std logic vector (31 downto 0) ;
       large exp : out std logic vector (7 downto 0) ;
       c : out std logic vector (32 downto 0 ) );
end component ;
component shift2
 port (
       sub control: in std logic vector (8 downto 0);
       c in : in std logic vector (32 downto 0);
```

```
shift out : out std logic vector (31 downto 0) ;
       clock , shift en , rst shift : in std logic ;
       finish out : out std logic ) ;
end component ;
component control main
port (
       a small , sign a , sign b : in std logic ;
       sign out , add sub , reset all : out std logic ;
       en sub , en swap , en shift , addpulse , normalise : out
std logic ;
       fin sub , fin swap , finish shift , add finish , end all :
in std logic ;
       clock main , clock , reset , enbl , zero num , change : in
std logic ) ;
end component ;
component summer
port (
      num1 , num2 : in std logic vector (31 downto 0) ;
      exp : in std logic vector (7 downto 0) ;
       addpulse in , addsub , rst sum : in std logic ;
       add finish : out std logic ;
       sumout : out std logic vector ( 32 downto 0) );
end component ;
component normalize
port (
      a , b : in std logic vector (31 downto 0) ;
      numb : in std logic vector (32 downto 0) ;
      exp : in std logic vector (7 downto 0) ;
      signbit , addsub , clock , en norm , rst norm : in
std logic ;
      zero detect : in std logic vector(1 downto 0) ;
      exit n : out std logic ;
      normal sum : out std logic vector (31 downto 0) ) ;
end component ;
component but gen
port (
      add incr , add clear , stagedone : in std logic ;
      but butterfly : out std logic vector(3 downto 0) );
end component ;
component stage gen
port (
      add staged , add clear : in std logic ;
      st stage : out std logic vector(1 downto 0) );
end component ;
component iod staged is
port (
```

```
but fly : in std logic vector(3 downto 0) ;
      stage no : in std logic vector(1 downto 0) ;
      add incr , io mode : in std logic ;
      add_iod , add_staged , add_fftd : out std logic ;
      butterfly iod : out std logic vector(3 downto 0) );
end component ;
component baseindex
port (
      ind butterfly : in std logic vector(3 downto 0) ;
      ind stage : in std logic vector(1 downto 0) ;
      add fft : in std logic ;
      fftadd rd : out std logic vector(3 downto 0) ;
      c0 , c1 , c2 , c3 : in std logic ) ;
end component ;
component ioadd gen
port (
      io butterfly : in std logic vector(3 downto 0) ;
      add iomode , add ip , add op : in std logic ;
      base ioadd : out std logic vector(3 downto 0) );
end component ;
component mux add
port (
      a , b : in std logic vector(3 downto 0) ;
      sel : in std logic ;
      q : out std logic vector(3 downto 0) ) ;
end component ;
component ram shift
port (
      data in : in std logic vector(3 downto 0) ;
      clock main : in std logic ;
      data out : out std logic vector(3 downto 0) );
end component ;
component cycles
port (
      clock main , preset , c0 en , cycles clear : in std logic ;
      waves : out std logic vector(3 downto 0) );
end component ;
component counter
port (
      c : out std logic vector(2 downto 0) ;
      disable , clock main , reset : in std logic) ;
end component ;
component mult clock
port (
```

```
clock main , mult1 c0 , mult1 iomode , mult clear : in
std logic ;
      mult1 addincr : out std logic ) ;
end component ;
component cont gen
port (
      con staged , con iod , con fftd , con init : in std logic ;
      con ip , con op , con iomode , con fft : out std logic ;
      con enbw , con enbor , c0 enable , con preset : out
std logic ;
      con clear , disable : out std logic ;
      c0 , clock main : in std logic ;
      en rom , en romgen , reset counter : out std logic ;
      con clkcount : in std logic vector(2 downto 0) );
end component ;
component and gates
port (
      waves and : in std logic vector(3 downto 0) ;
      clock main , c0 en : in std logic ;
      c0,c1,c2,c3 : out std logic ;
      c0 c1,c2 c3,c0 c2,c1 c3 : out std logic ) ;
end component ;
component r block
port (
       data : in std logic vector(31 downto 0) ;
       trigger : in std logic ;
       r out : out std logic vector(31 downto 0) );
end component ;
component 1 block
port (
       data 1 : in std logic vector(31 downto 0) ;
       trigger 1 : in std logic ;
       l out : out std logic vector(31 downto 0) );
end component ;
component level edge
port (
       data edge : in std logic vector(31 downto 0) ;
       trigger edge : in std logic ;
       edge out : out std logic vector(31 downto 0) ) ;
end component ;
component mux
port (
       d0 , d1 : in std logic vector(31 downto 0) ;
      mux out : out std logic vector(31 downto 0);
       choose : in std logic ) ;
end component ;
```

```
component negate
port (
       neg in : in std logic vector(31 downto 0) ;
       neg en , clock main : in std logic ;
       neg out : out std logic vector(31 downto 0) );
end component ;
component multiply
port (
      num mux , num rom : in std logic vector(31 downto 0) ;
      clock : in std logic ;
      mult out : out std logic vector(31 downto 0) );
end component ;
component divide
port (
       data in : in std logic vector(31 downto 0) ;
       data out : out std logic vector(31 downto 0) );
end component ;
component romadd gen is
port (
      io rom, c0, c1, c2, c3: in std logic;
      stage rom : in std logic vector(1 downto 0) ;
      butterfly rom : in std logic vector(3 downto 0) ;
      romadd : out std logic vector(2 downto 0) ;
      romgen en : in std logic );
end component ;
component reg dpram is
port (
      data fft , data io : in std logic vector (31 downto 0);
      q : out std logic vector (31 downto 0);
      clock , io mode : in std logic;
      we , re : in std logic;
      waddress: in std logic vector (3 downto 0);
      raddress: in std logic vector (3 downto 0));
end component ;
component rom is
port (
      clock , en rom : in std logic ;
      romadd: in std logic vector(2 downto 0);
      rom_data : out std_logic_vector(31 downto 0) );
end component ;
COMPONENT print result is
     PORT (
           clock: IN std logic;
           op : IN std logic;
           fin res : OUT std logic vector(31 downto 0);
```

```
result: IN std logic vector(31 downto 0));
end component;
begin
result: print result port map (clock main, op, final op, ram data
);
but : but gen port map (incr , clear , staged , butterfly iod) ;
stg : stage gen port map (staged , clear , stage) ;
iod stgd : iod staged port
map(butterfly iod, stage, incr, io mode, iod, staged, fftd, butterfly);
base : baseindex port map (butterfly , stage , fft en , fftadd rd
, c0 , c1 , c2 , c3) ;
ioadd : ioadd_gen port map (butterfly , io mode , ip , op ,
io add) ;
ram shift1 : ram shift port map (fftadd rd , clock main , shift1)
ram shift2 : ram shift port map (shift1 , clock main , shft) ;
ram shift3 : ram shift port map (shft , clock main , shift3) ;
ram shift4 : ram shift port map (shift3 , clock main , shift4) ;
ram shift5 : ram shift port map (shift4 , clock main , shift5) ;
--ram shift6 : ram shift port map (shift5 , clock main , shift6)
multx1 : mux add port map (shift5 , io add , io mode , ram wr) ;
multx2 : mux add port map (fftadd rd , io add , io mode , ram rd)
cyc : cycles port map (clock main , preset , c0 en , cyc clear ,
waves);
gates : and gates port
map(waves, clock main, c0 en, c0, c1, c2, c3, c0 c1, c2 c3, c0 c2, c1 c3);
cnt : counter port map (clk count , disable , clock main ,
reset count) ;
mux clock: mult clock port map (clock main, c0, io mode,
clear , incr) ;
control : cont gen port map (staged , iod , fftd , init , ip , op
, io mode , fft en ,
enbw , enbor , c0_en , preset , clear , disable , c0 , clock_main
,rom en,romgen en,reset count,clk count) ;
reg ram : reg dpram port map
(out data, data io, ram data, clock main, io mode, enbw, enbor, ram wr, r
am_rd) ;
f1 : r block port map (ram data , c0 , d2) ;
f2: 1 block port map (ram data, c1, d3);
f3: r block port map (ram data, c2, d4);
f4: r block port map (ram data, c3, d5);
f5 : r block port map (d8 , c1 c3 , d9) ;
f6 : 1 block port map (d8 , c0 c2 , d10) ;
f7 : 1 block port map (d12 , c3 , d13) ;
f8 : 1 block port map (d12 , c1 , d14) ;
f9: r block port map (d17, clock main, d18);
```

```
f10 : r block port map (data rom , clock main , rom ff) ;
mux1 : mux port map (d2 , d3 , d6 , c2 c3) ;
mux2 : mux port map (d4 , d5 , d7 , c1 c3) ;
mux3 : mux port map (d13 , d14 , d15 , c1 c3) ;
neg1 : negate port map (d10 , c0 c1 ,clock main , d11) ;
neg2 : negate port map (d15 , c0 c1 ,clock main , d16) ;
mult1: multiply port map (d6, rom ff, clock main, d8);
div: divide port map (d18, d19);
f11 : level edge port map (d19, clock main, out data) ;
rom add1 : romadd gen port map
(io mode, c0, c1, c2, c3, stage, butterfly, rom add, romgen en);
rom1 : rom port map (clock ,rom en,rom add,data rom) ;
bl1 : subtractor port map ( d16 , d7 , clock , rstb , ensubb ,
a smallb , finsubb , numzerob , zerodetectb , subb , changeb) ;
b2 : swap port map (a=>d16, b=>d7, clock=>clock,
rst swap=>rstb , en swap=>enswapb , finish swap=>finswapb ,
d=>swap num2b , large exp=>expb , c=>swap num1b ) ;
b4 : shift2 port map (sub control=>subb , c in=>swap num1b ,
shift out=>shift outb , clock=>clock , shift en=>enshiftb,
rst shift=>rstb , finish out=>finshiftb ) ;
b5: control main port map (a smallb, d16(31), d7(31),
signbitb , addsubb , rstb , ensubb ,
enswapb , enshiftb , addpulseb , normaliseb , finsubb , finswapb
, finshiftb ,finish sumb , end allb ,
clock main , clock , reset , enbl , numzerob , changeb ) ;
b6 : summer port map ( shift outb , swap num2b , expb , addpulseb
, addsubb , rstb , finish sumb , sum outb ) ;
b7 : normalize port map (d16 , d7 , sum outb , expb , signbitb ,
addsubb , clock , normaliseb , rstb , zerodetectb , end allb ,
d17) ;
al: subtractor port map ( d9, d11, clock, rst, ensub,
a small , finsub , numzero , zerodetect , suba , changea) ;
a2 : swap port map (d9 ,d11 ,clock ,rst ,enswap , finswap
, swap num2 , exp , swap num1 ) ;
a4 : shift2 port map (suba ,swap num1 ,shift_outa ,clock ,
enshift , rst , finshift ) ;
a5 : control main port map ( a small , d9(31) , d11(31) , signbit
, addsub , rst , ensub ,
enswap , enshift , addpulse , normalise , finsub , finswap ,
finshift , finish sum , end all ,
clock main , clock , reset , enbl , numzero , changea ) ;
a6 : summer port map ( shift outa , swap num2 , exp , addpulse ,
addsub , rst , finish sum , sum out ) ;
a7 : normalize port map (d9 , d11 , sum out , exp , signbit ,
addsub , clock , normalise , rst , zerodetect , end all , d12) ;
end rtl ;
```

Testbench file – synth_test.vhd

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
library work;
use work.butter lib.all;
USE IEEE.STD LOGIC TEXTIO.ALL;
USE STD. TEXTIO. ALL;
ENTITY tb IS
END tb;
ARCHITECTURE testbench arch OF tb IS
    FILE RESULTS: TEXT OPEN WRITE MODE IS "results.txt";
    COMPONENT synth main
        PORT (
            data io : In std logic vector (31 DownTo 0);
            final op : Out std logic vector (31 DownTo 0);
            clock main : In std logic;
            clock: In std logic;
            enbl : In std logic;
            reset : In std logic;
            init : In std logic
        );
    END COMPONENT;
    SIGNAL data io : std logic vector (31 DownTo 0) :=
"000000000000000000000000000000000";
    SIGNAL final op : std logic vector (31 DownTo 0) :=
"00000000000000000000000000000000";
    SIGNAL clock main : std logic := '0';
    SIGNAL clock : std logic := '0';
    SIGNAL enbl : std logic := '0';
    SIGNAL reset : std logic := '0';
    SIGNAL init : std logic := '0';
    constant PERIOD clock : time := 200 ns;
    constant DUTY CYCLE clock : real := 0.5;
    constant OFFSET clock : time := 100 ns;
    constant PERIOD clock main : time := 200 ns;
    constant DUTY CYCLE clock main : real := 0.5;
    constant OFFSET clock main : time := 0 ns;
    BEGIN
        UUT : synth main
        PORT MAP (
            data io => data io,
            final op => final op,
            clock main => clock main,
```

```
clock => clock,
            enbl => enbl,
            reset => reset,
            init => init
        );
        process
variable i : integer := 0 ;
begin
for i in 1 to 1000 loop
clock <= '1';
wait for 5 ns ;
clock <= '0';
wait for 5 ns;
end loop ;
end process ;
process
variable j : integer := 0 ;
begin
for j in 1 to 1000 loop
clock main <= '1';</pre>
wait for 200 ns;
clock_main <= '0';</pre>
wait for 200 ns;
end loop ;
end process ;
process
file vector file : text open read mode is
"G:\Xilinx92i\projects\proj_fft_II\rom_ram.vhd" ;
variable 1 , 12 : line ;
variable q , p : integer := 0 ;
variable count : integer ;
variable t a , t b : std logic vector (31 downto 0) ;
variable space : character ;
begin
while not endfile (vector file) loop
--for count in 1 to 16 loop
q := 31 ;
readline (vector file , 12) ;
for p in 1 to 32 loop -- data from RAM
read(12 , t_b(q)) ;
q := q - 1 ;
end loop ;
q := 31 ;
data io \leq t b(31 downto 0);
wait for 400 ns;
end loop ;
```

```
wait for 8 ms;
--wait for 650 \text{ ns};
end process;
-- process to reset
process
begin
reset <= '1' ;
enbl <= '1' ;
wait for 10 ns ;
reset <= '0' ;
wait ;
end process ;
process
begin
init <= '1' ;
wait for 15 ns ;
init <= '0' ;
wait ;
end process ;
END testbench arch;
```

swap.vhd

```
-- SWAP UNIT
library ieee ;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use work.butter lib.all ;
use ieee.std logic unsigned.all;
entity swap is
port (
       a : in std logic vector (31 downto 0) ;
       b: in std logic vector (31 downto 0);
       clock: in std logic;
       rst swap , en swap : in std logic ;
       finish swap : out std logic ;
       d : out std logic vector (31 downto 0) ;
       large exp : out std logic vector (7 downto 0) ;
       c : out std logic vector (32 downto 0 ) );
end swap ;
architecture rtl of swap is
process (a , b , clock , rst swap , en swap)
variable x , y : std logic vector (7 downto 0) ;
variable p , q : std logic vector (22 downto 0) ;
begin
if(rst swap = '1') then
c <= '0' & a(22 downto 0) & "000000000";
finish swap <= '0';</pre>
elsif(rst swap = '0') then
if (en swap = '1') then
x := a (30 downto 23) ;
y := b (30 \text{ downto } 23) ;
p := a (22 downto 0);
q := b (22 downto 0);
if (clock = '1') then
if (x < y) then
c \le '1' \& a (22 downto 0) \& "000000000"; -- '1' for checking
d <= '1' & b (22 downto 0) & "00000000"; -- '1' for implicit one
large exp \leq b (30 downto 23);
finish swap <= '1';</pre>
elsif (y < x) then
c <= '1' & b (22 downto 0) & "000000000";
d \le '1' \& a (22 downto 0) \& "00000000"; -- '1' for implicit 1.
large exp \leq a (30 downto 23);
finish swap <= '1';</pre>
elsif (x=y) and (p < q) then
c \le '1' \& a (22 downto 0) \& "000000000"; -- '1' for checking
d <= '1' & b (22 downto 0) & "00000000"; -- '1' for implicit one
```

```
large_exp <= b (30 downto 23);
finish_swap <= '1';

else
c <= '1' & b (22 downto 0) & "000000000";
d <= '1' & a (22 downto 0) & "000000000"; -- '1' for implicit 1.
large_exp <= a (30 downto 23);
finish_swap <= '1';

end if;
end if;
end if;
end if;
end rtl;</pre>
```

summer.vhd

```
-- SUMMER
library ieee ;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use work.butter lib.all ;
use ieee.std logic unsigned.all;
entity summer is
port (
       num1 , num2 : in std_logic_vector (31 downto 0) ;
       exp : in std logic vector (7 downto 0) ;
       addpulse in , addsub , rst sum : in std logic ;
       add finish : out std logic ;
       sumout : out std logic vector ( 32 downto 0) ) ;
end summer ;
architecture rtl of summer is
begin
process (num1 , num2 , addpulse in , rst sum)
variable temp num1 , temp sum , temp num2 , temp sum2 , res :
std_logic_vector (32 downto 0);
variable temp exp : std logic vector (7 downto 0) ;
begin
if (rst sum = '0') then
if (addpulse in = '1') then
temp numl := '0' & numl (31 downto 0); --0 to find whether
normalisation is required.
temp num2 := '0' & num2 (31 downto 0); --if required MSB will be
1 after addition
if (addsub = '1') then
temp sum := temp num1 + temp num2 ;
sumout <= temp sum ;</pre>
add finish <= '1';
temp sum := temp num2 - temp num1 ;
--res := temp sum + temp num1 ;
sumout <= temp sum ;</pre>
add finish <= '1';
end if ;
end if ;
elsif (rst sum = '1') then
add finish <= '0';
end if ;
end process ;
end rtl ;
```

subtractor.vhd

```
-- SUBTRACTOR UNIT
library ieee ;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use work.butter lib.all ;
use ieee.std logic unsigned.all;
entity subtractor is
port (
       a : in std_logic_vector (31 downto 0) ;
       b: in std logic vector (31 downto 0);
       clock , rst sub , sub en : in std logic ;
       a_smaller , fin_sub , num_zero : out std_logic ;
       zero detect : out std logic vector(1 downto 0) ;
       sub : out std_logic_vector (8 downto 0) ;
       change : out std_logic ) ;
end subtractor;
architecture rtl of subtractor is
begin
process (a , b , clock , rst_sub , sub_en)
variable temp ,c , d : std logic vector (7 downto 0) ;
variable e , f : std_logic_vector (22 downto 0) ;
begin
if (rst sub = '0') then
c := a (30 downto 23) ;
d := b (30 downto 23) ;
e := a (22 downto 0);
f := b (22 downto 0);
if (sub en = '1') then
if (clock = '1') then
if ((c=0)) then
zero_detect <= "01" ;</pre>
num zero <= '1' ;</pre>
elsif ((d=0)) then
zero detect <= "10" ;</pre>
num zero <= '1' ;
elsif (c < d) then
temp := d - c;
a smaller <= '1' ;
sub <= '1' & temp (7 downto 0);</pre>
fin sub <= '1';
zero detect <= "00" ;</pre>
num zero <= '0';
elsif (d < c) then
temp := c - d;
```

```
a smaller <= '0';
sub <= '1' & temp (7 downto 0);
fin sub <= '1';
zero detect <= "00";
num zero <= '0';
elsif((c=d)) and e < f) then
a smaller <= '1';
temp:= c-d;
sub <= '1' & temp (7 downto 0);
fin sub <= '1';
zero detect <= "00" ;</pre>
num zero <= '0';</pre>
elsif ((c=d) \text{ and } e > f) then
a smaller <= '0';
temp := c-d;
sub \le '1' \& temp (7 downto 0) ;
zero detect <= "00" ;</pre>
num zero <= '0';</pre>
fin sub <= '1';
elsif ((c=d) and (e = f)) then
temp := c-d;
a smaller <= '0';
sub <= '1' & "00000000";
fin sub <= '1';
zero detect <= "00" ;</pre>
num zero <= '0';</pre>
end if ;
end if ;
end if ;
elsif(rst sub = '1') then
fin sub <= '0';
sub <= "00000000";
num zero <= '0';
zero detect <= "00" ;
end if ;
end process ;
process(a , b) -- process to identify when a new number comes
change <= transport '1' after 1 ns ;</pre>
change <= transport '0' after 5 ns ;</pre>
end process ;
end rtl ;
```

stage.vhd

```
-- STAGE NUMBER GENERATOR.
library ieee ;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use work.butter_lib.all ;
use ieee.std logic unsigned.all;
entity stage_gen is
port (
      add staged , add clear : in std logic ;
      st stage : out std logic vector(1 downto 0) ) ;
end stage gen ;
architecture rtl of stage gen is
begin
process(add staged , add clear)
variable s count : std logic vector(1 downto 0) ;
begin
if (add clear = '1') then
st_stage <= "00" ;
s count := "00";
elsif(add staged'event and add staged= '1' ) then
st_stage <= s_count + 1 ;</pre>
s_{ount} := s_{ount} + 1 ;
end if ;
end process ;
end rtl ;
```

shift2.vhd

```
-- SHIFT UNIT
library ieee ;
use ieee.std logic 1164.all;
use work.butter lib.all;
use ieee.std_logic_arith.all ;
use ieee.std logic unsigned.all;
entity shift2 is
port (
       sub control: in std logic vector (8 downto 0);
       c in : in std logic vector (32 downto 0);
       shift out : out std logic vector (31 downto 0) ;
       clock , shift en , rst shift : in std logic ;
       finish out : out std logic ) ;
end shift2 ;
architecture rtl of shift2 is
begin
process(clock)
variable sub_temp : std_logic_vector(7 downto 0) ;
variable temp2 , temp4 : std logic vector(31 downto 0) ;
variable temp3 , t : std logic ;
begin
if (rst shift='0') then
if(shift en = '1') then
if(temp3 = '1') then
if (sub control(8) = '1') then
sub temp := sub control (7 downto 0) ;
temp2 := '1' & c in (31 downto 1); --'1' for implicit one
temp3 := '0';
end if ;
end if ;
end if ;
end if ;
if(rst shift='0') then
if(shift en = '1') then
if(t = '1') then
if (sub\ control(8) = '1') then
if (conv integer(sub temp(7 downto 0)) = 0) then
shift out <= temp2 ;</pre>
finish out <= '1';</pre>
t := '0';
elsif ( clock = '1') then
temp2 := '0' & temp2 (31 downto 1);
sub temp := sub temp - "00000001";
end if ;
end if ;
end if ;
end if ;
elsif(rst shift='1') then
```

```
temp3 := '1' ;
finish_out <= '0' ;
t := '1' ;
end if ;
end process ;
end rtl ;</pre>
```

romadd_gen.vhd

```
-- ADDRESS GENERATOR FOR ROM
library ieee ;
use ieee.std logic 1164.all;
use work.butter lib.all;
use ieee.std_logic_unsigned.all ;
entity romadd gen is
port (
      io rom, c0, c1, c2, c3: in std logic;
      stage rom : in std logic vector(1 downto 0) ;
      butterfly rom : in std logic vector(3 downto 0) ;
      romadd : out std logic vector(2 downto 0) ;
      romgen_en : in std logic );
end romadd gen ;
architecture rtl of romadd gen is
process(io rom, c0, c1, c2, c3, stage rom, butterfly rom)
begin
if (romgen en = '1') then
if (io rom = '0') then
case stage rom is
when "00" =>
 if (c0='1' \text{ or } c2='1') then
 romadd <= "000";
 elsif(c1='1' or c3='1') then
 romadd <= "001" ;
end if ;
 when "01" =>
 if(butterfly rom=0 or butterfly rom=1) then
  if (c0='1' \text{ or } c2='1') then
  romadd <= "000" ;
  elsif(c1='1' or c3='1') then
  romadd <= "001" ;
  end if ;
 elsif(butterfly rom=2 or butterfly rom=3) then
  if (c0='1' \text{ or } c2='1') then
  romadd <= "100" ;
  elsif(c1='1' or c3='1') then
  romadd <= "101" ;
  end if ;
 end if ;
when "10" =>
  if(butterfly rom=0) then
   if (c0='1' \text{ or } c2='1') then
   romadd <= "000";
   elsif(c1='1' or c3='1') then
```

```
romadd <= "001" ;
   end if ;
  elsif(butterfly rom=1) then
   if (c0='1' \text{ or } c2='1') then
  romadd <= "100" ;
   elsif(c1='1' or c3='1') then
   romadd <= "101" ;
   end if ;
  elsif(butterfly_rom=2) then
   if (c0='1' \text{ or } c2='1') then
  romadd <= "010" ;
  elsif(c1='1' or c3='1') then
  romadd <= "011" ;
  end if ;
  elsif (butterfly_rom=3) then
  if (c0='1' \text{ or } c2='1') then
  romadd <= "110" ;
   elsif(c1='1' or c3='1') then
  romadd <= "111" ;
  end if ;
  end if ;
when others =>
 romadd <= "000" ;
end case ;
end if ;
end if ;
end process ;
end rtl ;
```

rom.vhd

```
-- ROM TO STORE SINE AND COSINE VALUES
library ieee ;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use work.butter_lib.all ;
use ieee.std logic unsigned.all;
entity rom is
port (
    clock , en rom : in std logic ;
    romadd : in std logic vector(2 downto 0) ;
    rom data : out std logic vector(31 downto 0) ) ;
end rom ;
architecture rtl of rom is
begin
process(clock,en_rom)
begin
if (en rom = '1') then
if(clock = '1') then
case romadd is
when "000" =>
when "001" =>
when "010" =>
rom data <= "001111111001101010000010010000001";</pre>
when "011" =>
rom data <= "001111111001101010000010010000001";</pre>
when "100" =>
when "101" =>
when "110" =>
rom data <= "101111111001101010000010010000001" ;</pre>
when "111" =>
rom data <= "001111111001101010000010010000001";</pre>
when others =>
end case ;
end if ;
end if ;
end process ;
end rtl ;
```

rblock.vhd

```
-- NEGATIVE EDGE TRIGGERED FLIP FLOPS
library ieee ;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use work.butter_lib.all ;
use ieee.std logic unsigned.all;
entity r_block is
 port (
       data : in std logic vector(31 downto 0) ;
       trigger : in std logic ;
       r out : out std logic vector(31 downto 0) );
end r_block ;
architecture rtl of r_block is
begin
process(data , trigger)
begin
if (trigger='0' and trigger'event) then
r out <= data(31 downto 0);</pre>
end if ;
end process ;
end rtl ;
```

ram shift.vhd

```
-- PARALLE IN PARALLEL OUT SHIFTER IN THE ADDRESS GENERATION
-- REQUIRED BECAUSE FFT IS COMPUTED ON DATA AND WRITTEN BACK INTO
THE SAME
-- LOCATION AFTER 5 CYCLES. SO THE READ ADDRESS IS SHIFTED
THROUGH 5 CYCLES
-- AND GIVEN AS WRITE ADDRESS.
library ieee ;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use work.butter lib.all;
use ieee.std logic unsigned.all;
entity ram shift is
port (
      data in : in std logic vector(3 downto 0) ;
      clock main : in std logic ;
      data out : out std logic vector(3 downto 0) );
end ram shift;
architecture rtl of ram shift is
begin
process(clock main , data in)
begin
if (clock main'event and clock main = '0') then
data out <= data in(3 downto 0);</pre>
end if ;
end process ;
end rtl ;
```

ram.vhd

```
-- Behavioral description of dual-port SRAM with :
-- Active High write enable (WE)
-- Active High read enable (RE)
-- Rising clock edge (Clock)
library ieee;
use ieee.std logic 1164.all;
use IEEE.std logic arith.all;
use IEEE.std logic unsigned.all;
use work.butter lib.all;
entity reg dpram is
port (
      data fft , data io : in std logic vector (31 downto 0);
      q : out std_logic vector (31 downto 0);
      clock , io mode : in std logic;
      we , re : in std logic;
      waddress: in std logic vector (3 downto 0);
      raddress: in std_logic_vector (3 downto 0));
end reg dpram;
architecture behav of reg dpram is
type MEM is array (0 to 15) of std logic vector(31 downto 0);
signal ramTmp : MEM;
begin
-- Write Functional Section
process (clock, waddress, we)
begin
if (clock='0') then
if (we = '1') then
if (io mode = '0') then
ramTmp (conv integer (waddress)) <= data fft ;</pre>
elsif (io mode = '1') then
ramTmp (conv integer (waddress)) <= data io ;</pre>
end if ;
end if ;
end if ;
end process ;
-- Read Functional Section
process (clock, raddress, re)
begin
if (clock='1') then
if (re = '1') then
q <= ramTmp(conv integer (raddress)) ;</pre>
end if;
end if;
end process;
end behav;
```

print.vhd

```
-- USED TO PRINT THE RESULTS IN A NEAT FORMAT. NOT SYNTHESISABLE.
-- USED ONLY FOR SIMULATION PURPOSE.
library ieee ;
use ieee.std logic 1164.all;
use std.textio.all ;
use work.butter lib.all ;
use ieee.std logic textio.all;
use ieee.std_logic_unsigned.all ;
use IEEE.math real.all;
use IEEE.std logic arith.all;
use work.txt util.all;
entity print result is
port (clock, op : in std logic ;
      fin res : OUT std_logic_vector(31 downto 0);
           result : in std logic vector(31 downto 0));
end print result ;
architecture rtl of print result is
file vectorw file : text open write mode is
"G:\Xilinx92i\projects\proj fft II\result.txt";
begin
process(op,clock)
variable 1 , 12 : line ;
variable q , p : integer := 0 ;
variable count : integer := 1 ;
begin
if (op = '1') then
if (count < 17) then
if(clock='0' and clock'event) then
q := 31 ;
count := count + 1 ;
for p in 1 to 32 loop -- data from RAM
--write(12 , result(p));
q := q - 1 ;
end loop ;
q := 31 ;
--writeline(vectorw file , 12) ;
end if ;
end if ;
end if ;
end process ;
end rtl ;
```

out_result.vhd

```
-- OUTPUT RESULTS. SYNTHESISABLE
library ieee ;
use ieee.std_logic 1164.all ;
use ieee.std logic arith.all;
use work.butter_lib.all ;
use ieee.std logic unsigned.all;
entity print result is
PORT (
           clock : IN std logic;
           op : IN std logic;
           fin res : OUT std_logic_vector(31 downto 0);
           result : IN std_logic_vector(31 downto 0));
end print result ;
architecture rtl of print result is
begin
process(op,clock)
variable count : integer := 1 ;
begin
if (op = '1') then
if (count < 17) then
if(clock='0' and clock'event) then
fin res <= result ;</pre>
count := count + 1 ;
end if ;
end if ;
end if ;
end process ;
end rtl ;
```

normalize.vhd

```
library ieee ;
use ieee.std logic 1164.all;
use work.butter lib.all ;
use ieee.std logic arith.all;
use std.textio.all;
use ieee.std logic textio.all;
use ieee.std logic unsigned.all ;
entity normalize is
port (
      a , b : in std logic vector (31 downto 0) ;
      numb : in std logic vector (32 downto 0) ;
      exp : in std_logic_vector (7 downto 0) ;
      signbit , addsub , clock , en norm , rst norm : in
std logic ;
      zero detect : in std logic vector(1 downto 0) ;
      exit n : out std logic ;
      normal sum : out std logic vector (31 downto 0) ) ;
end normalize ;
architecture rtl of normalize is
begin
process (clock)
variable numb temp : std logic vector (31 downto 0) ;
variable temp exp : std logic vector (7 downto 0) ;
variable t , t2 : std logic := '1';
begin
if (rst norm = '0') then
if (en norm = '1') then
if (t = '1') then
numb temp := numb(31 downto 0) ;
temp exp := exp (7 \text{ downto } 0);
t := '0';
end if ;
if (t2 = '1') then
if (zero detect = 0) then
 if (addsub = '0') then
  if (numb temp = 0) then
  normal sum <= numb temp(31 downto 0);</pre>
  exit n <= '1';
  t2 := '0';
  elsif (numb temp(31) = '1' and clock = '1') then
   normal sum <= signbit & temp exp(7 downto 0) & numb temp(30
downto 8) ; -- check!!
   exit n <= '1';
   t2 := '0';
  elsif (clock = '1') then
   numb temp := numb temp(30 downto 0) & '0';
   temp exp := temp exp - "00000001";
```

```
end if ;
 elsif (addsub = '1' and numb(32) = '1' and clock = '1') then
 temp exp := temp exp + "00000001";
 normal sum <= signbit & temp exp(7 downto 0) & numb temp(31
downto \overline{9});
 exit n <= '1';
t2 := '0';
 elsif (clock = '1') then
normal_sum <= signbit & temp_exp(7 downto 0) & numb_temp(30</pre>
downto 8);
 exit n <= '1' ;
t2 := '0';
end if;
elsif (zero_detect = 1) then
normal sum <= b;</pre>
exit n <= '1';
t2 := '0';
elsif (zero_detect = 2) then
normal sum <= a ;
exit n <= '1';
t2 := '0';
end if ;
end if ;
end if ;
elsif (rst norm = '1') then
exit n <= '0';
t := '1' ;
t2 := '1';
end if ;
end process ;
end rtl ;
```

negate.vhd

```
--NEGATION UNIT
library ieee ;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use work.butter_lib.all ;
use ieee.std logic unsigned.all;
entity negate is
 port (
       neg in : in std logic vector(31 downto 0) ;
       neg en , clock main : in std logic ;
       neg_out : out std_logic_vector(31 downto 0) );
end negate ;
architecture rtl of negate is
begin
process(neg in , neg en , clock main)
variable neg temp : std logic vector(31 downto 0) ;
begin
neg temp := neg in(31 downto 0);
if (clock_main = '1') then
if (neg\ en\ =\ '1') then
if (\text{neg in}(31) = '0') then
neg temp := '1' & neg temp (30 downto 0);
else
neg temp := '0' & neg temp (30 downto 0);
end if ;
neg out <= neg temp ;</pre>
neg out <= neg in(31 downto 0);</pre>
end if ;
end if ;
end process ;
end rtl ;
```

mux_but.vhd

```
-- MULTIPLEXER IN THE BUTTERFLY PROCESSING UNIT
library ieee ;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use work.butter_lib.all ;
use ieee.std logic unsigned.all;
entity mux is
 port (
       d0 , d1 : in std logic vector(31 downto 0) ;
       mux_out : out std_logic_vector(31 downto 0) ;
       choose : in std_logic ) ;
end mux ;
architecture rtl of mux is
begin
process(d0 , d1 , choose)
begin
if (choose = '0') then
mux out \leq d0(31 downto 0);
elsif (choose = '1') then
mux out \leq d1(31 downto 0);
end if ;
end process ;
end rtl ;
```

mux_add.vhd

```
-- multiplexer in the address generation unit
library ieee ;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use work.butter_lib.all ;
use ieee.std logic unsigned.all;
entity mux add is
port (
      a , b : in std logic vector(3 downto 0) ;
      sel : in std logic ;
      q : out std_logic_vector(3 downto 0) ) ;
end mux_add ;
architecture rtl of mux_add is
begin
process (a , b , sel)
begin
if(sel = '0') then
q \le a(3 \text{ downto 0}) \text{ after 2 ns };
elsif(sel = '1') then
q \le b(3 \text{ downto 0}) \text{ after 2 ns ;}
end if ;
end process ;
end rtl ;
```

multiply.vhd

```
-- MULTIPLY UNIT
library ieee ;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use work.butter lib.all;
use ieee.std logic unsigned.all;
entity multiply is
 port (
      num mux , num rom : in std logic vector(31 downto 0) ;
      clock: in std logic;
      mult out : out std logic vector(31 downto 0) ) ;
end multiply ;
architecture rtl of multiply is
begin
process(num mux , num rom , clock)
variable sign mult , t : std logic := '0' ;
variable temp1 , temp2 : std logic vector(22 downto 0) ;
variable exp mux , exp rom : std logic vector(7 downto 0) ;
variable mant temp : std logic vector(45 downto 0) ;
variable exp mult , mux temp , rom temp : std logic vector(8
downto 0);
variable res temp : std logic vector(31 downto 0) ;
begin
temp1 := '1' & num mux(22 \text{ downto } 1); -- '1' for implicit '1'.
temp2 := '1' & num rom(22 downto 1);
if (\text{num mux}(31) = '1' \text{ and num rom}(31) = '1' \text{ and clock} = '1') then
-- sign of results
sign mult := '0';
elsif (num mux(31) = '0' and num rom(31) = '0' and clock = '1')
then
sign mult := '0';
elsif(clock = '1') then
sign mult := '1';
end if ;
if (num_mux = 0 \text{ and } clock = '1') then -- ie, the number is zero.
t := '1';
elsif (num rom = 0 and clock = '1') then
t := '1';
elsif (clock = '1') then
t := '0';
end if ;
if (t = '0') and clock = '1') then -- separation of mantissa and
exponent
exp mux := num mux (30 downto 23) ;
exp rom := num rom (30 downto 23);
```

```
mux temp := '0' & exp_mux(7 downto 0);
rom temp := '0' & exp rom(7 downto 0);
exp mult := mux temp + rom temp ;
exp mult := exp mult - 127 ;
mant_temp := temp1 * temp2 ;
if (mant temp (45) = '1') then -- normalisation.
exp mult := exp mult + 1 ;
res temp := sign mult & exp mult(7 downto 0) & mant temp(44
downto 22);
mult out <= res temp(31 downto 0);</pre>
elsif(mant temp(45) = '0') then
res_temp := sign mult & exp mult(7 downto 0) & mant_temp(43
downto 21);
mult out <= res temp(31 downto 0);</pre>
end if ;
elsif (t = '1' and clock = '1') then -- number zero
t := '0';
end if ;
end process ;
end rtl ;
```

mult.vhd

```
-- MULTIPLEXER TO CHOOSE BETWEEN CLOCK AND CO
library ieee ;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use work.butter_lib.all ;
use ieee.std logic unsigned.all;
entity mult clock is
port (
      clock main , mult1 c0 , mult1 iomode , mult clear : in
std logic ;
      mult1 addincr : out std logic ) ;
end mult_clock ;
architecture rtl of mult clock is
begin
process(clock main , mult1_c0 , mult1_iomode , mult_clear)
variable temp1 : std logic ;
variable temp2 : std logic ;
begin
if(mult1 iomode = '0') then -- ie, fft computation mode
temp2 := mult1_c0 ;
elsif(mult1 iomode = '1') then -- ie, io mode
temp1 := clock main ;
end if ;
if (mult1 iomode = '1') then
mult1 addincr <= temp1 ;</pre>
elsif(mult1 iomode = '0') then
mult1 addincr <= temp2 ;</pre>
end if ;
end process ;
end rtl ;
```

lblock.vhd

```
-- POSITIVE LEVEL TRIGGERED FLIP FLOPS
library ieee ;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use work.butter_lib.all ;
use ieee.std logic unsigned.all;
entity l_block is
 port (
       data 1 : in std logic vector(31 downto 0) ;
       trigger_l : in std_logic ;
       l out : out std logic vector(31 downto 0) );
end l_block ;
architecture rtl of 1 block is
begin
process(data_l , trigger_l)
begin
if (trigger l='1') then
l out <= data l ;</pre>
end if ;
end process ;
end rtl ;
```

iod staged.vhd

```
-- THIS FILE OUTPUTS THE "IO DONE" AND "STAGE DONE" AND "FFT
DONE" SIGNALS AT THE
-- CORRECT TIME. IT ALSO RECEIVES THE OUTPUT OF THE BUTTERFLY
GENERATOR
-- AND OUTPUTS IT UNCHANGED.
library ieee ;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use work.butter lib.all;
use ieee.std logic unsigned.all;
entity iod staged is
port (
      but fly : in std logic vector(3 downto 0) ;
      stage no : in std logic vector(1 downto 0) ;
      add incr , io mode : in std logic ;
      add_iod , add_staged , add_fftd : out std_logic ;
      butterfly iod : out std logic vector(3 downto 0) );
end iod staged ;
architecture rtl of iod staged is
process(but fly,add incr,io mode)
begin
if (but fly = 15 and io mode = '1' and add incr='0') then
add iod <= '1'; -- io done signal
butterfly iod <= but fly ;</pre>
elsif(but fly = 4 and io mode = '0' and add incr='1') then
butterfly iod <= but fly ;</pre>
add_iod <= '0';
add staged <= '1'; -- stage done signal
butterfly iod <= but fly ;</pre>
add staged <= '0';
end if ;
end process ;
process(stage no)
begin
if (stage no=3) then
add fftd \leq= '1'; -- fft done signal
end if ;
end process ;
end rtl;
```

ioadd.vhd

```
-- IO ADDRESS GENERATOR
library ieee ;
use ieee.std logic 1164.all;
use ieee.std_logic_arith.all ;
use work.butter_lib.all ;
use ieee.std logic unsigned.all;
entity ioadd gen is
port (
      io butterfly : in std logic vector(3 downto 0) ;
      add iomode , add ip , add op : in std logic ;
      base ioadd : out std logic vector(3 downto 0) );
end ioadd gen ;
architecture rtl of ioadd gen is
begin
process(io_butterfly , add_iomode , add_ip , add_op)
variable out data : std logic vector(3 downto 0) ;
begin
if (add iomode = '1') then
 if (add ip = '1') then
  out_data := io_butterfly(3 downto 0) ;
 elsif(add op = \overline{11}) then
  if (io butterfly(3) = '0') then -- ie, real part
  out data := '0' & io butterfly(0) & io butterfly(1) &
io butterfly(2);
  elsif(io butterfly(3)='1') then -- ie, complex part
  out_data := '1' & io butterfly(0) & io butterfly(1) &
io butterfly(2);
  end if ;
 end if ;
end if ;
base ioadd <= out data(3 downto 0) ;</pre>
end process ;
end rtl ;
```

divide.vhd

```
-- DIVIDE BY TWO UNIT. THIS FILE HOWEVER PASSED THE DATA
UNCHANGED
-- BECAUSE DIVISION IS REQUIRED ONLY IF SCALING IS USED TO AVOID
OVERFLOW.
-- NO SCALING WAS USED IN THIS PROJECT, SO THAT RESULTS OF
MATLAB MATCHED WITH OURS
library ieee ;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use work.butter lib.all;
use ieee.std logic unsigned.all;
entity divide is
port (
     data in : in std logic vector(31 downto 0) ;
     data out : out std logic vector(31 downto 0) );
end divide ;
architecture rtl of divide is
begin
process(data in)
variable divide exp : std logic vector(7 downto 0) ;
variable divide mant : std logic vector(31 downto 0) ;
begin
else
divide exp := data in(30 downto 23);
divide mant := data in (31 downto 0);
divide exp := divide exp - "00000001";
--data out <= divide mant(31) & divide exp(7 downto 0) &
divide mant (22 downto 0) ;
data out <= data in(31 downto 0); -- pass data unchanged
end if ;
end process ;
end rtl ;
```

dff.vhd

```
-- POSITIVE EDGE TRIGGERED FLIPFLOPS PLACED BEFORE THE DIVIDE BY
TWO UNIT
library ieee ;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use work.butter lib.all ;
use ieee.std logic unsigned.all;
entity level edge is
 port (
       data edge : in std logic vector(31 downto 0) ;
       trigger_edge : in std_logic ;
       edge out : out std logic vector(31 downto 0) );
end level edge ;
architecture rtl of level edge is
begin
process(data_edge , trigger_edge)
begin
if (trigger edge='1' and trigger edge'event) then
edge out <= data edge(31 downto 0) ;</pre>
end if ;
end process ;
end rtl ;
```

cycles_but.vhd

```
--WAVEFORM GENERATOR
-- THE 4 BITS OF "DATA OUT" ARE "CO C1 C2 C3"
library ieee ;
use ieee.std logic 1164.all;
use work.butter lib.all;
entity cycles is
port (
      clock main , preset , c0 en , cycles clear : in std logic ;
      waves : out std logic vector(3 downto 0) );
end cycles ;
architecture rtl of cycles is
--type state_values is (st0 , st1 , st2 , st3) ;
--signal pres state1 , next state1 : state values ;
shared variable data out : std logic vector(3 downto 0) ;
begin
process (clock main , preset , c0 en, cycles clear)
variable t : std logic ;
begin
if (c0 en = '1') then
 if (preset = '1' and t='1')then
pres_state1 <= st0 ;</pre>
t := '0';
 elsif (clock main'event and clock main= '0') then
 pres state1 <= next state1 ;</pre>
end if ;
end if ;
if(cycles clear = '1') then
t := '1';
end if ;
end process ;
process(pres_state1 , c0 en , clock_main)
variable temp clock : std logic ;
begin
 case pres statel is
  when st0 =>
   data out := "1000";
   next state1 <= st1 ;</pre>
  when st1 =>
    data out := "0100";
    next state1 <= st2 ;</pre>
 when st2 =>
   data out := "0010";
   next state1 <= st3;</pre>
 when st3 =>
```

```
data out := "0001";
   next state1 <= st0 ;</pre>
 when others =>
    next state1 <= st0 ;</pre>
end case ;
waves <= data out ;</pre>
end process ;
end rtl ;
counter.vhd
-- THIS FILE COUNTS THE NUMBER OF CYCLES AFTER FFT COMPUTATION IS
-- THIS IS REQUIRED BECAUSE WRITING INTO THE RAM BEGINS ONLY
AFTER 5 CYCLES (DURING C1)
library ieee ;
use ieee.std_logic_1164.all ;
use ieee.std logic arith.all;
use work.butter lib.all;
use ieee.std logic unsigned.all;
entity counter is
port (
      c : out std logic vector(2 downto 0) ;
      disable , clock_main , reset : in std_logic) ;
end counter ;
architecture rtl of counter is
begin
process (reset , clock main , disable)
variable temp : std_logic_vector(2 downto 0) ;
begin
 if (disable <= '0') then
 if(reset = '1') then
 c <= "000" ;
 temp := "000";
 elsif(clock main = '1' and clock main'event) then
 c <= (temp + 1);
 temp := temp + 1 ;
 end if ;
end if ;
end process ;
end rtl ;
```

controller.vhd

```
-- CONTROL UNIT OF THE PROCESSOR
library ieee ;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use work.butter_lib.all ;
use ieee.std logic unsigned.all;
entity cont gen is
port (
      con staged , con iod , con fftd , con init : in std logic ;
      con ip , con op , con iomode , con fft : out std logic ;
      con_enbw , con_enbor , c0_enable , con_preset : out
std logic ;
      con clear , disable : out std logic ;
      c0 , clock main : in std logic ;
      en rom , en romgen , reset counter : out std logic ;
      con_clkcount : in std_logic_vector(2 downto 0) );
end cont gen ;
architecture rtl of cont gen is
type state is (rst1, rst2, rst3, rst4, rst5, rst6, rst7);
signal current state , next state : state ;
shared variable counter , temp2 : std logic vector(1 downto 0) :=
"00";
begin
process (current state ,con staged , con iod , con fftd ,
con clkcount , c0)
begin
case current state is
when rst1 =>
 con iomode <= '1' ; -- set mode to io.</pre>
 con_ip <= '1' ; -- input mode</pre>
 con clear <= '1' ; -- clear all blocks</pre>
 con enbw <= '1' ; -- enable write to RAM</pre>
 con_enbor <= '0' ; -- disable read</pre>
 c0 enable <= '0'; -- disable cycles unit
 disable <= '1' ; -- disable counter</pre>
 next state <= rst2 ;</pre>
 when rst2 =>
  con clear <= '0'; -- bring clear signal back to zero</pre>
  next state <=rst3 ;</pre>
 when rst3 =>
  if (con iod = '1') then
   con preset <= '1' ; -- reset cycles</pre>
   reset counter <= '1'; -- reset counter</pre>
   c0 enable <= '1' ; -- enable cycles
   con iomode <= '0'; -- set io mode to '0'
```

```
con_fft <= '1' ; -- fft mode</pre>
  en rom <= '1' ; -- enable ROM
  en romgen <= '1' ; -- enable ROM address generator
  con_clear <= '1' ; -- clear all blocks</pre>
  con enbw <= '0'; -- disable write to RAM</pre>
  con enbor <= '1' ; -- enable read from ROM</pre>
  disable <= '0'; -- enable counter unit.
  next state <= rst4 ;</pre>
 else
 next state <= rst3 ;</pre>
 end if ;
when rst4 =>
 con preset <= '0'; -- reset for cycles</pre>
 reset_counter <= '0'; -- reset for counter</pre>
 con clear <= '0'; -- clear all signals</pre>
 if (con clkcount = 5) then -- check whether 4 or not
  con_enbw <= '1' ; -- enable write to ROM</pre>
  disable <= '1'; -- disable counter
  reset counter <= '1' ; -- reset counter</pre>
  next state <= rst5 ;</pre>
 else
  next state <= rst4 ;</pre>
 end if ;
when rst5 =>
 if (con fftd = '1') then
 disable <= '0'; -- enable counter
 reset counter <= '0';</pre>
 con clear <= '1' ; -- clear butterfly generator</pre>
 con fft <= '0'; -- disable fft address generator</pre>
 if (con clkcount = 4) then
   disable <= '1';
   con enbw <= '0';
   con iomode <= '1';</pre>
   con op <= '1';
   con ip <= '0';
   next state <= rst6 ;</pre>
   else
  next state <= rst5 ;</pre>
  end if ;
 else
 next state <= rst5 ;</pre>
end if ;
when rst6 =>
 con clear <= '0';</pre>
 next state <= rst7 ;</pre>
when rst7 =>
 if (con iod = '1') then
```

```
con clear <= '1' ;</pre>
   con preset <= '1' ;</pre>
   con_enbor <= '0';</pre>
  else
  next state <= rst7 ;</pre>
  end if ;
 when others =>
  next_state <= rst1 ;</pre>
end case ;
end process ;
process(clock_main , con_init)
begin
if(con_init = '1') then
current_state <= rst1 ;</pre>
elsif (clock main'event and clock main = '0') then
current_state <= next_state ;</pre>
end if ;
end process ;
end rtl ;
```

butter lib.vhd

```
-- THIS FILE DECLARES THE SIGNALS USED IN THE PROCESSOR
library ieee ;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
package butter lib is
signal
ram data, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15, d16, d17,
d18,d19,out data : std logic vector(31 downto 0) := (others =>
'0');
signal data rom , rom ff : std logic vector(31 downto 0) ;
signal clock main , reset , enbl , clock : std logic := '0';
signal c0 , c1 , c2 , c3 , c0 c1 , c2 c3 , c0 c2 , c1 c3 :
std logic ;
signal
c0 and,c1 and,c2 and,c3 and,c0 c1and,c2 c3and,c0 c2and,c1 c3and :
std logic ;
signal reset count : std logic ;
type state is (reset1 , reset2 , reset3 , reset4 , reset5 ,
reset6 , reset7) ;
signal final sum : std logic vector (31 downto 0) := (others =>
'0');
signal shift , finish sum , signbit , normalise , end all ,
a small , addsub ,sum out2 , shift done , done , num rec , setbit
, addpulse : std logic := '0';
signal shift outa , swap num2 : std logic vector ( 31 downto 0 )
:= (others => '0') ;
signal swap num1 , sum out : std logic vector (32 downto 0) :=
(others => '0') ;
signal sub2 : std logic vector (8 downto 0) := (others => '0') ;
signal suba : std logic vector (8 downto 0) := (others => '0') ;
signal exp : std_logic_vector (7 downto 0) := (others => '0') ;
signal rst , enswap , ensub , enshift , finsub , finswap ,
finshift , numzero : std logic := '0';
signal zerodetect : std logic vector(1 downto 0) ;
signal changea : std logic ;
signal final sumb : std logic vector (31 downto 0) := (others =>
'0');
signal shiftb , finish sumb , signbitb , normaliseb , end allb ,
a smallb , addsubb, sum out2b , shift doneb , doneb , num recb ,
setbitb , addpulseb , clockb : std logic := '0';
signal shift outb , swap num2b : std logic vector ( 31 downto 0 )
:= (others => '0') ;
signal swap num1b , sum outb : std logic vector (32 downto 0) :=
(others => '0') ;
signal sub2b : std logic vector (8 downto 0) := (others => '0') ;
```

```
signal subb : std logic vector (8 downto 0) := (others => '0') ;
signal expb: std logic vector (7 downto 0) := (others => '0');
signal rstb , enswapb , ensubb , enshiftb , finsubb , finswapb ,
finshiftb , numzerob , clock mainb , resetb , enblb : std logic
:= '0';
signal zerodetectb : std logic vector(1 downto 0) ;
signal changeb : std logic ;
signal incr , clear , io mode , staged , iod : std logic ;
signal
butterfly, fftadd rd, shift1, shift3, shift4, shift5, shift6, ram wr, ram
rd, io add : std logic vector(3 downto 0) := (others => '0') ;
signal fftd , fft en , ip , op , init : std logic ;
signal stage : std logic vector(1 downto 0) ;
--signal clock main, c0, c1, c2, c3, c0 c1, c2 c3, c0 c2, c1 c3 :
std logic ;
signal preset, disable, c0 en, rom en, romgen en : std logic ;
signal clk count : std logic vector(2 downto 0) ;
signal enbw , enbor : std logic ;
signal data io : std logic vector(31 downto 0) := (others => '0')
signal rom add : std logic vector(2 downto 0) ;
type state values is (st0 , st1 , st2 , st3) ;
signal pres state1 , next state1 : state values ;
signal butterfly iod : std logic vector(3 downto 0) ;
signal cyc clear : std logic ;
signal add rd , add wr : std logic vector(3 downto 0) ;
end butter lib ;
```

but.vhd

```
-- BUTTERFLY GENERATOR
library ieee ;
use ieee.std_logic 1164.all ;
use ieee.std logic arith.all;
use work.butter_lib.all ;
use ieee.std logic unsigned.all;
entity but gen is
port (
      add incr , add clear , stagedone : in std logic ;
      but butterfly : out std logic vector(3 downto 0) ) ;
end but_gen ;
architecture rtl of but_gen is
process(add clear , add incr , stagedone)
variable cnt : integer ;
variable count : std_logic_vector(3 downto 0) ;
begin
if(add clear = '1' or stagedone = '1') then
count := "0000";
but_butterfly <= "0000" ;</pre>
elsif (add incr'event and add incr = '1') then
but butterfly <= (count + 1) ;</pre>
count := count + 1 ;
end if ;
end process ;
end rtl ;
```

baseindex.vhd

```
--BASE INDEX GENERATOR
library ieee;
use ieee.std logic 1164.all;
use work.butter lib.all;
entity baseindex is
 port (
   ind butterfly: in std logic vector(3 downto 0);
   ind stage: in std logic vector(1 downto 0);
   add fft: in std logic;
   fftadd rd: out std logic vector(3 downto 0);
   c0,c1,c2,c3: in std logic);
end baseindex;
architecture rtl of baseindex is
begin
process (ind butterfly, ind stage, add fft, c0, c1, c2, c3)
variable out sig : std logic vector(3 downto 0);
begin
if (add fft='1') then
if(c2='1') then -- address for 'x'. Since this is the real part,
case ind stage is -- M.S.B is '0'.
   when "00" \Rightarrow out sig := "00" & ind butterfly(1 downto 0);
   when "01" \Rightarrow out sig := '0' & ind butterfly(1) & '0' &
ind butterfly(0);
-- when "10" => out sig := '0' & '1' & '1' & ind butterfly(3);
   when "10" \Rightarrow out sig := '0' & ind butterfly(1 downto 0) & '0';
   when others => out sig := "0000";
end case;
elsif(c0='1') then -- address for 'y'.
case ind stage is
  when "\overline{0}0" => out sig := "01" & ind_butterfly(1 downto 0);
  when "01" \Rightarrow out sig := '0' & ind butterfly(1) & '1' &
ind butterfly(0);
  when "10" => out sig := '0' & ind butterfly(1 downto 0) & '1';
  when others => out sig := "0000";
end case;
elsif(c1='1') then -- addresss for 'Y'
case ind stage is
  when "00" \Rightarrow out sig := "11" & ind butterfly(1 downto 0);
  when "01" \Rightarrow out sig := '1' & ind butterfly(1) & '1' &
ind butterfly (0);
  when "10" \Rightarrow out sig := '1' & ind butterfly(1 downto 0) & '1';
  when others => out sig := "0000";
end case;
elsif(c3='1') then -- address for 'X'
case ind stage is
```

```
when "00" \Rightarrow out sig := "10" & ind_butterfly(1 downto 0);
  when "01" \Rightarrow out sig := '1' & ind butterfly(1) & '0' &
ind butterfly(0);
  when "10" => out sig := '1' & ind butterfly(1 downto 0) & '0';
  when others => out sig := "0000";
--else
--out sig := "ZZZZ";
end case;
end if;
end if;
fftadd_rd <= out_sig (3 downto 0) ;</pre>
end process;
end rtl;
and_gates.vhd
--THIS FILE RECEIVES THE OUTPUT OF THE WAVEFORM GENERATOR AND
--OUTPUTS THE REOUIRED CYCLES
library ieee;
use ieee.std logic 1164.all;
use IEEE.std logic arith.all;
use IEEE.std logic unsigned.all;
use work.butter lib.all ;
entity and gates is
port (
      waves_and : in std_logic_vector(3 downto 0) ;
      clock main , c0 en : in std logic ;
      c0,c1,c2,c3 : out std logic ;
      c0 c1,c2 c3,c0 c2,c1 c3 : out std logic ) ;
end and gates ;
architecture rtl of and gates is
begin
process (clock main, waves and)
if (c0 en = '1' and clock main='1') then
c0 \le waves and(3);
c1 \le waves and(2);
c2 \le waves and(1);
c3 \le waves and(0);
c0 c1 \le waves and(3) or waves and(2) ;
c0 c2 \le waves and(3) or waves and(1) ;
c2 c3 \le waves and(1) or waves and(0);
c1 c3 \le waves and(0) or waves and(2) ;
else
c0 <= '0';
c1 <= '0';
```

```
c2 <= '0';
c3 <= '0';
c0_c1 <= '0';
c0_c2 <= '0';
c2_c3 <= '0';
c1_c3 <= '0';
end if;
end process;
end rt1;</pre>
```