Hw6	
Instruction: AND Rd, Rs, Rt Interpretation: Reg [Rd] = Reg[Rs] And Reg [Ra]	
Reg Wride Memfead ALUMux Mem Write ALVor	Reg Mux Branch
(417)	
PC, Register Write Port, Instruc Main ALV, PC + dder	tion Memory, Register Read Port
Main ALV, PC Adder	
(4.13) Data Mamory produces an outpu	it but is not used in this justinetion
PC, Instruction Memory, Register read Porr do not produce an output.	T, Main ALV, and FC Adder
4. Instruction: LWI Rt, Racks)	
Interpretation: Rog[Rt] = Mam[Re[Rd]	+ Rog [Ks]
(4.2.1)	
PC, Instruction Momory, Register R	Ports, Main ALU, Data Memory, Register Write
4.2.2	
Noke (7.2.)	
Nohe	
(43)	

. Port

, 0 Myx

3840

1-Mem > Add > Mux = Rogs > Control > ALV 466+ 100+30+200+100+120=95 I-mem > Add > ALU+MVx > Regs > Control > 400+100+360+200+100= [ 9-32] 950 1120=841

43.3 I-mon > +ad > Mox > ALU > regs > code |

1000+30+10+100+200+2000+500=3

3,840

4440

This more price effective

with the improvement