

## HW6

Sunday, November 1, 2015 4:32 PM

Instruction: AND Rd, Rs, Rt

Interpretation:  $\text{Reg}[Rd] = \text{Reg}[Rs] \text{ AND } \text{Reg}[Rt]$

4.1.1

RegWrite	MemRead	ALUMux	MemWrite	ALUop	RegMux	Branch
1	0	0	0	AND	1	0

4.1.2

PC, Register Write Port, Instruction Memory, Register Read Port  
Main ALU, PC Adder

4.1.3

Data Memory produces an output but is not used in this instruction

PC, Instruction Memory, Register read port, Main ALU, and PC Adder  
do not produce an output.

4.2

Instruction: LWI Rt, Rd(Rs)

Interpretation:  $\text{Reg}[Rt] = \text{Mem}[\text{Re}[Rd] + \text{Reg}[Rs]]$

4.2.1

PC, Instruction Memory, Register R  
PC Adder

Ports, Main ALU, Data Memory, Register Write

4.2.2

None

4.2.3

None

4.3

4.3.1

I-Mem  $\rightarrow$  Add  $\rightarrow$  Mux  $\rightarrow$  Regs  $\rightarrow$  Control  $\rightarrow$  ALU

$$400 + 100 + 30 + 200 + 100 + 120 = 950$$

I-Mem  $\rightarrow$  Add  $\rightarrow$  ALU + Mux  $\rightarrow$  Regs  $\rightarrow$  Control  $\rightarrow$

$$400 + 100 + 300 + 200 + 100 = 1100$$

4.3.2  $\frac{150}{1130} = .841$

Port

4.3.3

I-Mem  $\rightarrow$  Add  $\rightarrow$  Mux  $\rightarrow$  ALU  $\rightarrow$  Regs  $\rightarrow$  Control

$$1000 + 30 + 10 + 100 + 200 + 2000 + 500 = 3840$$

$$\frac{3840}{4440} = .8648 \approx \boxed{1.022}$$

It is more price effective  
with the improvement

IO

Mux

3840

4440