8192-word × 8-bit High Speed CMOS Static RAM

Features

- Low-power standby
 - 0.1 mW (typ)
 - 10 μW (typ) L-/LL-version
- Low power operation
 - 15 mW/MHz (typ)
- Fast access time
 - 100/120/150 ns (max)
- Single +5 V supply
- Completely static memory
 - No clock or timing strobe required
- · Equal access and cycle time
- Common data input and output, three-state output
- Directly TTL compatible
 - All inputs and outputs
- Battery back up operation capability (L-/LL-version)

Ordering Information


Type No.	Access time	Package
HM6264AP-10	100 ns	600-mil, 28-pin
HM6264AP-12	120 ns	−plastic DIP (DP-28) −
HM6264AP-15	150 ns	
HM6264ALP-10	100 ns	_
HM6264ALP-12	120 ns	_
HM6264ALP-15	150 ns	_
HM6264ALP-10L	100 ns	_
HM6264ALP-12L	120 ns	_
HM6264ALP-15L	150 ns	_

HM6264ASP-10 100 ns 300-mil, 28-pin plastic DIP (DP-28N) HM6264ASP-15 150 ns HM6264ALSP-10 100 ns HM6264ALSP-11 120 ns HM6264ALSP-11 120 ns HM6264ALSP-11 120 ns HM6264ALSP-11 120 ns HM6264ALSP-15 150 ns HM6264ALSP-15 150 ns HM6264AFP-10 100 ns HM6264AFP-10 100 ns HM6264AFP-11 120 ns HM6264AFP-12 120 ns HM6264AFP-13 150 ns HM6264AFP-15 150 ns HM6264AFP-10 100 ns HM6264AFP-11 120 ns HM6264AFP-12 120 ns HM6264AFP-11 120 ns	Type No.	Access time	Package
HM6264ASP-12 120 ns HM6264ASP-15 150 ns HM6264ALSP-10 100 ns HM6264ALSP-12 120 ns HM6264ALSP-15 150 ns HM6264ALSP-10L 100 ns HM6264ALSP-15L 150 ns HM6264ALSP-15L 150 ns HM6264AFP-10 100 ns HM6264AFP-12 120 ns HM6264AFP-13 150 ns HM6264AFP-15 150 ns HM6264AFP-15 150 ns HM6264ALFP-10 100 ns HM6264ALFP-10 100 ns HM6264ALFP-11 120 ns	HM6264ASP-10	100 ns	
HM6264ALSP-10 100 ns HM6264ALSP-12 120 ns HM6264ALSP-15 150 ns HM6264ALSP-10L 100 ns HM6264ALSP-12L 120 ns HM6264ALSP-15L 150 ns HM6264AFP-10 100 ns 28-pin plastic SOP *1 (FP-28D/DA) HM6264AFP-15 150 ns HM6264AFP-10 100 ns HM6264ALFP-10 100 ns HM6264ALFP-11 120 ns HM6264ALFP-12 120 ns HM6264ALFP-12 120 ns HM6264ALFP-12 120 ns HM6264ALFP-13 150 ns HM6264ALFP-14 100 ns HM6264ALFP-15 150 ns	HM6264ASP-12	120 ns	
HM6264ALSP-12 120 ns HM6264ALSP-15 150 ns HM6264ALSP-10L 100 ns HM6264ALSP-12L 120 ns HM6264ALSP-15L 150 ns HM6264AFP-10 100 ns 28-pin plastic SOP *1 (FP-28D/DA) HM6264AFP-15 150 ns HM6264AFP-10 100 ns HM6264ALFP-10 100 ns HM6264ALFP-11 120 ns HM6264ALFP-12 120 ns HM6264ALFP-15 150 ns HM6264ALFP-15 150 ns HM6264ALFP-15 150 ns HM6264ALFP-15 150 ns	HM6264ASP-15	150 ns	-
HM6264ALSP-15 150 ns HM6264ALSP-10L 100 ns HM6264ALSP-12L 120 ns HM6264ALSP-15L 150 ns HM6264AFP-10 100 ns 28-pin plastic SOP *1 (FP-28D/DA) HM6264AFP-15 150 ns HM6264AFP-10 100 ns HM6264ALFP-10 100 ns HM6264ALFP-11 120 ns HM6264ALFP-12 120 ns HM6264ALFP-15 150 ns HM6264ALFP-15 150 ns HM6264ALFP-15 150 ns HM6264ALFP-10L 100 ns HM6264ALFP-10L 100 ns	HM6264ALSP-10	100 ns	-
HM6264ALSP-10L 100 ns HM6264ALSP-12L 120 ns HM6264ALSP-15L 150 ns HM6264AFP-10 100 ns 28-pin plastic SOP *1 (FP-28D/DA) HM6264AFP-12 120 ns HM6264ALFP-10 100 ns HM6264ALFP-11 120 ns HM6264ALFP-12 120 ns HM6264ALFP-12 120 ns HM6264ALFP-15 150 ns HM6264ALFP-15 150 ns HM6264ALFP-10L 100 ns HM6264ALFP-10L 100 ns	HM6264ALSP-12	120 ns	-
HM6264ALSP-12L 120 ns HM6264ALSP-15L 150 ns HM6264AFP-10 100 ns 28-pin plastic SOP *1 (FP-28D/DA) HM6264AFP-12 120 ns HM6264AFP-10 100 ns HM6264ALFP-10 100 ns HM6264ALFP-11 120 ns HM6264ALFP-12 120 ns HM6264ALFP-15 150 ns HM6264ALFP-15 150 ns HM6264ALFP-15 150 ns HM6264ALFP-10L 100 ns	HM6264ALSP-15	150 ns	-
HM6264ALSP-15L 150 ns HM6264AFP-10 100 ns 28-pin plastic SOP *1 (FP-28D/DA) HM6264AFP-15 150 ns HM6264ALFP-10 100 ns HM6264ALFP-12 120 ns HM6264ALFP-11 150 ns HM6264ALFP-12 120 ns HM6264ALFP-11 100 ns HM6264ALFP-11 100 ns	HM6264ALSP-10L	100 ns	-
HM6264AFP-10 100 ns 28-pin plastic SOP *1 HM6264AFP-12 120 ns (FP-28D/DA) HM6264AFP-15 150 ns HM6264ALFP-10 100 ns HM6264ALFP-15 150 ns HM6264ALFP-110 100 ns HM6264ALFP-110 100 ns HM6264ALFP-110 100 ns	HM6264ALSP-12L	120 ns	-
SOP *1 (FP-28D/DA) HM6264AFP-12 120 ns HM6264ALFP-10 100 ns HM6264ALFP-12 120 ns HM6264ALFP-15 150 ns HM6264ALFP-10L 100 ns HM6264ALFP-10L 100 ns	HM6264ALSP-15L	150 ns	-
HM6264AFP-12 120 ns (FP-28D/DA) HM6264AFP-15 150 ns HM6264ALFP-10 100 ns HM6264ALFP-12 120 ns HM6264ALFP-15 150 ns HM6264ALFP-10L 100 ns HM6264ALFP-10L 100 ns	HM6264AFP-10	100 ns	
HM6264ALFP-10 100 ns HM6264ALFP-12 120 ns HM6264ALFP-15 150 ns HM6264ALFP-10L 100 ns HM6264ALFP-12L 120 ns	HM6264AFP-12	120 ns	
HM6264ALFP-12 120 ns HM6264ALFP-15 150 ns HM6264ALFP-10L 100 ns HM6264ALFP-12L 120 ns	HM6264AFP-15	150 ns	-
HM6264ALFP-15 150 ns HM6264ALFP-10L 100 ns HM6264ALFP-12L 120 ns	HM6264ALFP-10	100 ns	-
HM6264ALFP-10L 100 ns HM6264ALFP-12L 120 ns	HM6264ALFP-12	120 ns	-
HM6264ALFP-12L 120 ns	HM6264ALFP-15	150 ns	-
	HM6264ALFP-10L	100 ns	-
HM6264ALFP-15L 150 ns	HM6264ALFP-12L	120 ns	-
	HM6264ALFP-15L	150 ns	<u>-</u>


Note: 1. T is added to the end of the type number for a SOP of 3.00 mm (max) thickness.

HM6264A Series

Pin Arrangement



Block Diagram



HM6264A Series

Truth Table

WE	CS1	CS2	OE	Mode	I/O pin	V _{CC} current	Note
×	Н	×	×	Not selected	High Z	I _{SB,} I _{SB1}	
×	×	L	×	— (power down) =	High Z	I _{SB,} I _{SB1}	
Н	L	Н	Н	Output disabled	High Z	I _{CC}	
Н	L	Н	L	Read	Dout	I _{CC}	Read cycle
L	L	Н	Н	Write	Din	I _{CC}	Write cycle 1
L	L	Н	L	Write	Din	I _{CC}	Write cycle 2

Note: ×: Don't care.

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	
Terminal voltage *1	V_{T}	-0.5 *2 to +7.0	V	
Power dissipation	P _T	1.0	W	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +125	°C	
Storage temperature (under bias)	Tbias	-10 to +85	°C	

Notes: 1. With respect to $V_{SS.}$ 2. -3.0 V for pulse width $\leq 50 \text{ ns}$

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	V_{SS}	0	0	0	V
Input voltage	V _{IH}	2.2	_	6.0	V
	V _{IL}	-0.3 ^{*1}	_	0.8	V

1. -3.0 V for pulse width $\leq 50 \text{ ns}$ Note:

HM6264A Series

DC and Operating Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%, V_{SS} = 0 \text{ V}, \text{ Ta} = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit	Test condition
Input leakage current	I _{LI}	_	_	2	μA	$Vin = V_{SS}$ to V_{CC}
Output leakage current	I _{LO}	_	_	2	μΑ	$\overline{\text{CS1}} = \text{V}_{\text{IH}} \text{ or CS2} = \text{V}_{\text{IL}} \text{ or } \overline{\text{OE}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{WE}} = \text{V}_{\text{IL}}, \text{V}_{\text{I/O}} = \text{V}_{\text{SS}} \text{ to V}_{\text{CC}}$
Operating power supply current	I _{CCDC}	_	7	15	mA	$\overline{\text{CS1}} = \text{V}_{\text{IL}}, \text{CS2} = \text{V}_{\text{IH}}, \text{I}_{\text{I/O}} = 0 \text{ mA}$
Average operating current	I _{CC1}	_	30 30	45*5 55*6	mA	$\frac{\text{Min. cycle, duty} = 100\%,}{\text{CS1}} = V_{\text{IL}}, \text{ CS2} = V_{\text{IH}}, \text{ I}_{\text{I/O}} = 0 \text{ mA}$
	I _{CC2}	_	3	5	mA	Cycle time = 1 μ s, duty = 100%, $I_{I/O}$ = 0 mA, $\overline{CS1} \le 0.2$ V, $CS2 \ge V_{CC} - 0.2$ V, $V_{IH} \ge V_{CC} - 0.2$ V, $V_{IL} \le 0.2$ V
Standby power supply	I _{SB}	_	1	3	mA	$\overline{\text{CS1}} = V_{\text{IH}} \text{ or CS2} = V_{\text{IL}}$
current	ISB1 *2	_	0.02	2	mA	$\overline{\text{CS1}} \ge \text{Vcc} - 0.2 \text{ V, CS2} \ge \text{Vcc} - 0.2 \text{ V or}$
		_	2*3	100*3	μΑ	$0 \text{ V} \le \text{CS2} \le 0.2 \text{ V}, 0 \text{ V} \le \text{Vin}$
		_	2*4	50*4	-	
Output voltage	V _{OL}	_	_	0.4	V	I _{OL} = 2.1 mA
	V_{OH}	2.4	_	_	V	I _{OH} = -1.0 mA

- Notes: 1. Typical values are at $V_{CC} = 5.0 \text{ V}$, Ta = 25°C and not guaranteed.
 - 2. $V_{IL} \min = -0.3 \text{ V}$
 - 3. These characteristics are guaranteed only for the L-version.
 - 4. These characteristics are guaranteed only for the LL-version.
 - 5. For 120 ns/150 ns version.
 - 6. For 100 ns version.

Capacitance $(f = 1 \text{ MHz}, Ta = 25^{\circ}\text{C})^{*1}$

Parameter	Symbol	Тур	Max	Unit	Test condition
Input capacitance	Cin	_	5	pF	Vin = 0 V
Input/output capacitance	C _{I/O}	_	7	pF	V _{I/O} = 0 V

Note: 1. This parameter is sampled and is not 100% tested.

HM6264A Series

AC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $Ta = 0 \text{ to } +70^{\circ}\text{C}$)

AC Test Conditions:

Input pulse levels: 0.8 V/2.4 V
Input rise and fall time: 10 ns
Input timing reference level: 1.5 V
Output timing reference level

— HM6264A-10: 1.5 V

— HM6264A-12/15: 0.8 V/2.0 V

• Output load: 1 TTL gate and C_L (100 pF) (including scope and jig)


Read Cycle

			HM62	64A-10	HM62	64A-12	HM62	64A-15	
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Unit
Read cycle time		t _{RC}	100	_	120	_	150	_	ns
Address access time		t _{AA}	_	100	_	120	_	150	ns
Chip selection to output	CS1	t _{CO1}	_	100	_	120	_	150	ns
	CS2	t_{CO2}	_	100	_	120	_	150	ns
Output enable to output v	Output enable to output valid		_	50	_	60	_	70	ns
Chip selection to output	CS1	t _{LZ1}	10	_	10	_	15	_	ns
in low Z	CS2	t_{LZ2}	10	_	10	_	15	_	ns
Output enable to output in	n low Z	t _{OLZ}	5	_	5	_	5	_	ns
Chip deselection to	CS1	t _{HZ1}	0	35	0	40	0	50	ns
output in high Z	CS2	t _{HZ2}	0	35	0	40	0	50	ns
Output disable to output i	n high Z	t _{OHZ}	0	35	0	40	0	50	ns
Output hold from address	change	t _{OH}	10	_	10	_	10	_	ns

Notes

- t_{HZ} and t_{OHZ} are defined as the time at which the outputs to achieve the open circuit condition and are not referred to output voltage levels.
- 2. At any given temperature and voltage condition, t_{HZ} maximum is less than t_{LZ} minimum both for a given device and from device to device.

Read Timing Waveform




Write Cycle


		HM62	64A-10	HM62	64A-12	HM62	64A-15	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write cycle time	t_{WC}	100	_	120	_	150	_	ns
Chip selection to end of write	t_{CW}	80	_	85	_	100	_	ns
Address setup time	t _{AS}	0	_	0	_	0	_	ns
Address valid to end of write	t _{AW}	80	_	85	_	100	_	ns
Write pulse width	t _{WP}	60	_	70	_	90	_	ns
Write recovery time	t _{WR}	0	_	0	_	0	_	ns
Write to output in high Z	t _{WHZ}	0	35	0	40	0	50	ns
Data to write time overlap	t _{DW}	40	_	40	_	50	_	ns
Data hold from write time	t _{DH}	0	_	0	_	0	_	ns
Output enable to output in high Z	t _{OHZ}	0	35	0	40	0	50	ns
Output active from end of write	t _{OW}	5	_	5		5	_	ns

HM6264A Series

Write Timing Waveform (1) (OE Clock)



Write Timing Waveform (2) (OE Low Fix)



- Notes: 1. A write occurs during the overlap of a low $\overline{CS1}$, a high CS2, and a low \overline{WE} . A write begins at the latest transition among $\overline{CS1}$ going low, CS2 going high and \overline{WE} going low. A write ends at the earliest transition among $\overline{CS1}$ going high, CS2 going low and \overline{WE} going high. Time t_{WP} is measured from the beginning of write to the end of write.
 - 2. t_{CW} is measured from the later of CS1 going low or CS2 going high to the end of write.
 - 3. t_{AS} is measured from the address valid to the beginning of write.
 - 4. t_{WR} is measured from the earliest of CS1 or WE going high or CS2 going low to the end of the write cycle.
 - 5. During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
 - 6. If $\overline{\text{CS1}}$ goes low simultaneously with $\overline{\text{WE}}$ going low or after $\overline{\text{WE}}$ goes low, the outputs remain in high impedance state.
 - 7. Dout is the same phase of the latest written data in this write cycle.
 - 8. Dout is the read data of the next address.
 - 9. If CS1 is low and CS2 is high during this period, I/O pins are in the output state. Input signals of opposite phase to the outputs must not be applied to I/O pins

Low V_{CC} Data Retention

In data retention mode, CS2 controls the address, $\overline{\text{WE}}$, $\overline{\text{CS1}}$, $\overline{\text{OE}}$, and the Din buffer. If CS2 controls data retention mode, Vin (for these inputs) can be in the high impedance state. If CS1 controls the data retention mode, CS2 must satisfy either $CS2 \ge V_{CC} - 0.2 \text{ V or } CS2 \le 0.2 \text{ V.}$ The other input levels (address, WE, OE, I/O) can be in the high impedance state.


Low V_{CC} **Data Retention Characteristics** (Ta = 0 to +70°C)

This characteristics is guaranteed only L/LL-version.

Parameter	Symbol	Min	Тур	Max	Unit	Test Condition
V _{CC} for data retention	V_{DR}	2.0	_	_	V	$\overline{\text{CS1}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$ $\text{CS2} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}, \text{ or}$ $\text{CS2} \le 0.2 \text{ V}$
Data retention current	I _{CCDR}	_	1* ¹	50*1	μΑ	$V_{CC} = 3.0 \text{ V},$
		_	1*2	25* ²		
Chip deselect to data retention time	t _{CDR}	0	_	_	ns	See retention waveform
Operation recovery time	t _R	t _{RC} *3	_	_	ns	See retention waveform

- Notes: 1. V_{IL} min = -0.3 V, 20 μ A max at Ta = 0 to 40°C. These characteristics are guaranteed only for the L-version.
 - 2. V_{\parallel} min = -0.3 V, 10 μ A max at Ta = 0 to 40°C. These characteristics are guaranteed only for the LL-version.
 - 3. t_{RC} = Read cycle time.

Low V_{CC} Data Retention Waveform (1) (CS1 Controlled)



HM6264A Series

$\textbf{Low}~V_{CC}~\textbf{Data}~\textbf{Retention}~\textbf{Waveform}~\textbf{(2)}~(\overline{CS2}~\textbf{Controlled})$

