

Z80® Family

Product Specifications Handbook

February 1984



Z80® Family

**Product
Specifications
Handbook**

Zilog

*Pioneering the
Microworld*

Table of Contents

Z80 Family	3
Z8400 CPU Central Processing Unit	5
Z8410 DMA Direct Memory Access	27
Z8420 PIO Parallel Input/Output Controller	45
Z8430 CTC Counter/Timer Circuit	59
Z8440/1/2 SIO Serial Input/Output Controller	71
Z8470 DART Dual Asynchronous Receiver/Transmitter	87
<hr/>	
Z80L Low Power Family	
Z8300 CPU Central Processing Unit	101
Z8320 PIO Parallel Input/Output AC & DC Characteristics	123
Z8330 CTC Counter/Timer Circuit AC & DC Characteristics	127
Z8340 SIO Serial Input/Output AC & DC Characteristics	131
<hr/>	
Packaging Information	
Package Summary	137
28-Pin Packages	138
40-Pin Packages	139
28-, and 44-Pin Leadless Packages	141

Z80

Family

Zilog

*Pioneering the
Microworld*

Zilog Z80® Family

Sets the Industry Standard for 8 Bits

September 1983

Zilog remains an industry leader, thanks to continuing innovation in microcomputer concepts and integrated design as exemplified in the Z80 Family microcomputer products.

At Zilog, innovation means using proven, sophisticated mainframe and minicomputer concepts and translating them into the latest LSI technologies. Integration means more than designing an ever-greater number of functions onto a single chip. Zilog integrates technologies—LSI design enhanced by advances in computer-based system architecture and system design technologies.

Zilog offers microprocessor solutions to computing problems: from components and development systems to OEM board-level products and general-purpose microcomputer systems.

This guide to the Z80 Family of state-of-the-art microprocessors and intelligent peripheral controllers demonstrates Zilog's continued support for the Z80

microprocessor and the other members of the Z80 product family—a family first introduced in 1976 that continues to enjoy growing customer support while family chips are upgraded to newer and ever-higher standards.

The **Z8400 Z80 CPU Central Processing Unit** rapidly established itself as the most sophisticated, most powerful, and most versatile 8-bit microprocessor in the world. It offers many more features and functions than its competitor.

In addition to being source-code compatible with the 8080A microprocessor, the Z80 offers more instructions than the 8080A (158 vs. 78) and numerous other features that simplify hardware requirements and reduce programming effort while increasing throughput. The dual-register set of the Z80 CPU allows high-speed context switching and more efficient interrupt processing. Two index registers give additional memory-addressing flexibility and simplify the task of programming.

Interfacing to dynamic memory is simplified by on-chip, programmable refresh logic. Block moves plus string- and bit-manipulation instructions reduce programming effort, program size, and execution time.

The new **Z80L Low-Power Family** widens the range of possible Z80 applications. Products in this family retain all the functions of the standard components while providing dramatic power savings and increased reliability. Available now in low-power versions are the Z80 CPU, Z80 CTC, Z80 PIO, and Z80 SIO.

The four traditional functions of a microcomputer system (parallel I/O, serial I/O, counting/timing, and direct memory access) are easily implemented by the Z80 CPU and the following well-proven family of Z80 peripheral devices: Z80 PIO, Z80 SIO, Z80 DART, Z80 CTC, and Z80 DMA.

The easily programmed, dual-channel **Z8420 Z80 PIO Parallel Input/Output Controller** offers two 8-bit I/O ports with individual handshake and pattern recognition logic. Both I/O ports operate in either a byte or a bit mode. In addition, this device can be programmed to generate interrupts for various status conditions.

All common data communications protocols, asynchronous as well as synchronous, are remarkably well handled by the **Z8440 Z80 SIO Serial Input/Output Controller**. This dual-channel

receiver/transmitter device offers on-chip parity and CRC generation/checking. FIFO buffering and flag- and frame-detection generation logic are also offered.

If asynchronous-only applications are required, the cost-effective **Z8470 Z80 DART Dual Asynchronous Receiver/Transmitter** can be used in place of the Z80 SIO. The Z80 DART offers all Z80 SIO asynchronous features in two channels.

Timing and event-counting functions are the forte of the **Z8430 Z80 CTC Counter/Timer Circuit**. The CTC provides four

counters, each with individually programmable prescalers. The CTC is a convenient source of programmable clock rates for the SIO.

With the **Z8410 Z80 DMA Direct Memory Access Controller**, data can be transferred directly between any two ports (typically, I/O and memory). The DMA transfers, searches, or search/transfers date in Byte-by-Byte, Burst, or Continuous modes. This device can achieve an impressive 2M bits per second data rate in the Search mode.

Z8400

Z80® CPU Central Processing Unit

Zilog

Product Specification

September 1983

Features

- The instruction set contains 158 instructions. The 78 instructions of the 8080A are included as a subset; 8080A software compatibility is maintained.
- Eight MHz, 6 MHz, 4 MHz and 2.5 MHz clocks for the Z80H, Z80B, Z80A, and Z80 CPU result in rapid instruction execution with consequent high data throughput.
- The extensive instruction set includes string, bit, byte, and word operations. Block searches and block transfers together with indexed and relative addressing result in the most powerful data handling capabilities in the microcomputer industry.
- The Z80 microprocessors and associated family of peripheral controllers are linked by a vectored interrupt system. This system may be daisy-chained to allow implementation of a priority interrupt scheme. Little, if any, additional logic is required for daisy-chaining.
- Duplicate sets of both general-purpose and flag registers are provided, easing the design and operation of system software through single-context switching, background-foreground programming, and single-level interrupt processing. In addition, two 16-bit index registers facilitate program processing of tables and arrays.
- There are three modes of high-speed interrupt processing: 8080 similar, non-Z80 peripheral device, and Z80 Family peripheral with or without daisy chain.
- On-chip dynamic memory refresh counter.




Figure 1. Pin Functions




Figure 2. Pin Assignments

General Description

The Z80, Z80A, Z80B, and Z80H CPUs are third-generation single-chip microprocessors with exceptional computational power. They offer higher system throughput and more efficient memory utilization than comparable second-and third-generation microprocessors. The internal registers contain 208 bits of read/write memory that are accessible to the programmer. These registers include two sets of six general-purpose registers which may be used individually as either 8-bit registers or as 16-bit register pairs. In addition, there are two sets of accumulator and flag registers. A group of "Exchange" instructions makes either set of main or alternate registers accessible to the programmer. The alternate set allows operation in foreground-background mode or it may be

reserved for very fast interrupt response.

The Z80 also contains a Stack Pointer, Program Counter, two index registers, a Refresh register (counter), and an Interrupt register. The CPU is easy to incorporate into a system since it requires only a single +5 V power source. All output signals are fully decoded and timed to control standard memory or peripheral circuits, and it is supported by an extensive family of peripheral controllers. The internal block diagram (Figure 3) shows the primary functions of the Z80 processors. Subsequent text provides more detail on the Z80 I/O controller family, registers, instruction set, interrupts and daisy chaining, and CPU timing.




Figure 3. Z80 CPU Block Diagram

Z80 Micro-processor Family

The Zilog Z80 microprocessor is the central element of a comprehensive microprocessor product family. This family works together in most applications with minimum requirements for additional logic, facilitating the design of efficient and cost-effective microcomputer-based systems.

Zilog has designed five components to provide extensive support for the Z80 microprocessor. These are:

- The PIO (Parallel Input/Output) operates in both data-byte I/O transfer mode (with handshaking) and in bit mode (without handshaking). The PIO may be configured to interface with standard parallel peripheral devices such as printers, tape punches, and keyboards.
- The CTC (Counter/Timer Circuit) features four programmable 8-bit counter/timers,

Z80 CPU Registers

Figure 4 shows three groups of registers within the Z80 CPU. The first group consists of duplicate sets of 8-bit registers: a principal set and an alternate set (designated by ' [prime], e.g., A'). Both sets consist of the Accumulator Register, the Flag Register, and six general-purpose registers. Transfer of data between these duplicate sets of registers is accomplished by use of "Exchange" instructions. The result is faster response to interrupts and easy, efficient implementation of such versatile programming techniques as background-

each of which has an 8-bit prescaler. Each of the four channels may be configured to operate in either counter or timer mode.

- The DMA (Direct Memory Access) controller provides dual port data transfer operations and the ability to terminate data transfer as a result of a pattern match.
- The SIO (Serial Input/Output) controller offers two channels. It is capable of operating in a variety of programmable modes for both synchronous and asynchronous communication, including Bi-Sync and SDLC.
- The DART (Dual Asynchronous Receiver/Transmitter) device provides low cost asynchronous serial communication. It has two channels and a full modem control interface.

foreground data processing. The second set of registers consists of six registers with assigned functions. These are the I (Interrupt Register), the R (Refresh Register), the IX and IY (Index Registers), the SP (Stack Pointer), and the PC (Program Counter). The third group consists of two interrupt status flip-flops, plus an additional pair of flip-flops which assists in identifying the interrupt mode at any particular time. Table 1 provides further information on these registers.




Figure 4. CPU Registers

Z80 CPU Registers (Continued)	Register	Size (Bits)	Remarks
A, A'	Accumulator	8	Stores an operand or the results of an operation.
F, F'	Flags	8	See Instruction Set.
B, B'	General Purpose	8	Can be used separately or as a 16-bit register with C.
C, C'	General Purpose	8	See B, above.
D, D'	General Purpose	8	Can be used separately or as a 16-bit register with E.
E, E'	General Purpose	8	See D, above.
H, H'	General Purpose	8	Can be used separately or as a 16-bit register with L.
L, L'	General Purpose	8	See H, above.
			Note: The (B,C), (D,E), and (H,L) sets are combined as follows: B — High byte C — Low byte D — High byte E — Low byte H — High byte L — Low byte
I	Interrupt Register	8	Stores upper eight bits of memory address for vectored interrupt processing.
R	Refresh Register	8	Provides user-transparent dynamic memory refresh. Lower seven bits are automatically incremented and all eight are placed on the address bus during each instruction fetch cycle refresh time.
IX	Index Register	16	Used for indexed addressing.
IY	Index Register	16	Same as IX, above.
SP	Stack Pointer	16	Holds address of the top of the stack. See Push or Pop in instruction set.
PC	Program Counter	16	Holds address of next instruction.
IFF ₁ -IFF ₂	Interrupt Enable	Flip-Flops	Set or reset to indicate interrupt status (see Figure 4).
IMFa-IMFb	Interrupt Mode	Flip-Flops	Reflect Interrupt mode (see Figure 4).

Table 1. Z80 CPU Registers

Interrupts: General Operation

The CPU accepts two interrupt input signals: \overline{NMI} and \overline{INT} . The \overline{NMI} is a non-maskable interrupt and has the highest priority. \overline{INT} is a lower priority interrupt and it requires that interrupts be enabled in software in order to operate. \overline{INT} can be connected to multiple peripheral devices in a wired-OR configuration.

The Z80 has a single response mode for interrupt service for the non-maskable interrupt. The maskable interrupt, \overline{INT} , has three programmable response modes available. These are:

- Mode 0 — similar to the 8080 microprocessor.

- Mode 1 — Peripheral Interrupt service, for use with non-8080/Z80 systems.
- Mode 2 — a vectored interrupt scheme, usually daisy-chained, for use with Z80 Family and compatible peripheral devices.

The CPU services interrupts by sampling the \overline{NMI} and \overline{INT} signals at the rising edge of the last clock of an instruction. Further interrupt service processing depends upon the type of interrupt that was detected. Details on interrupt responses are shown in the CPU Timing Section.

Non-Maskable Interrupt (NMI). The non-maskable interrupt cannot be disabled by program control and therefore will be accepted at all times by the CPU. NMI is usually reserved for servicing only the highest priority type interrupts, such as that for orderly shutdown after power failure has been detected. After recognition of the NMI signal (providing BUSREQ is not active), the CPU jumps to restart location 0066H. Normally, software starting at this address contains the interrupt service routing.

Maskable Interrupt (INT). Regardless of the interrupt mode set by the user, the Z80 response to a maskable interrupt input follows a common timing cycle. After the interrupt has been detected by the CPU (provided that interrupts are enabled and BUSREQ is not active) a special interrupt processing cycle begins. This is a special fetch (M1) cycle in which IORQ becomes active rather than MREQ, as in normal M1 cycle. In addition, this special M1 cycle is automatically extended by two WAIT states, to allow for the time required to acknowledge the interrupt request.

Mode 0 Interrupt Operation. This mode is similar to the 8080 microprocessor interrupt service procedures. The interrupting device places an instruction on the data bus. This is normally a Restart instruction, which will initiate a call to the selected one of eight restart locations in page zero of memory. Unlike the 8080, the Z80 CPU responds to the Call instruction with only one interrupt acknowledge cycle followed by two memory read cycles.

Mode 1 Interrupt Operation. Mode 1 operation is very similar to that for the NMI. The principal difference is that the Mode 1 interrupt has a restart location of 0038H only.

Mode 2 Interrupt Operation. This interrupt mode has been designed to utilize most effectively the capabilities of the Z80 microprocessor and its associated peripheral family. The interrupting peripheral device selects the starting address of the interrupt service routine. It does this by placing an 8-bit vector on the data bus during the interrupt acknowledgement cycle. The CPU forms a pointer using this byte as the lower 8-bits and the contents of the I register as the upper 8-bits. This points to an entry in a table of addresses for interrupt service routines. The CPU then jumps to the routine at that address. This flexibility in selecting the interrupt service routine address

allows the peripheral device to use several different types of service routines. These routines may be located at any available location in memory. Since the interrupting device supplies the low-order byte of the 2-byte vector, bit 0 (A_0) must be a zero.

Interrupt Priority (Daisy Chaining and Nested Interrupts). The interrupt priority of each peripheral device is determined by its physical location within a daisy-chain configuration. Each device in the chain has an interrupt enable input line (IEI) and an interrupt enable output line (IEO), which is fed to the next lower priority device. The first device in the daisy chain has its IEI input hardwired to a High level. The first device has highest priority, while each succeeding device has a corresponding lower priority. This arrangement permits the CPU to select the highest priority interrupt from several simultaneously interrupting peripherals.

The interrupting device disables its IEO line to the next lower priority peripheral until it has been serviced. After servicing, its IEO line is raised, allowing lower priority peripherals to demand interrupt servicing.

The Z80 CPU will nest (queue) any pending interrupts or interrupts received while a selected peripheral is being serviced.

Interrupt Enable/Disable Operation. Two flip-flops, IFF₁ and IFF₂, referred to in the register description are used to signal the CPU interrupt status. Operation of the two flip-flops is described in Table 2. For more details, refer to the *Z80 CPU Technical Manual* and *Z80 Assembly Language Manual*.

Action	IFF ₁	IFF ₂	Comments
CPU Reset	0	0	Maskable interrupt INT disabled
DI instruction execution	0	0	Maskable interrupt INT disabled
EI instruction execution	1	1	Maskable interrupt INT enabled
LD A,I instruction execution	•	•	IFF ₂ → Parity flag
LD A,R instruction execution	•	•	IFF ₂ → Parity flag
Accept NMI	0	IFF ₁	IFF ₁ → IFF ₂ (Maskable interrupt INT disabled)
RETN instruction execution	IFF ₂	•	IFF ₂ → IFF ₁ at completion of an NMI service routine.

Table 2. State of Flip-Flops

Instruction Set	The Z80 microprocessor has one of the most powerful and versatile instruction sets available in any 8-bit microprocessor. It includes such unique operations as a block move for fast, efficient data transfers within memory or between memory and I/O. It also allows operations on any bit in any location in memory.	<input type="checkbox"/> 16-bit arithmetic operations <input type="checkbox"/> Rotates and shifts <input type="checkbox"/> Bit set, reset, and test operations <input type="checkbox"/> Jumps <input type="checkbox"/> Calls, returns, and restarts <input type="checkbox"/> Input and output operations									
	The following is a summary of the Z80 instruction set and shows the assembly language mnemonic, the operation, the flag status, and gives comments on each instruction. The <i>Z80 CPU Technical Manual</i> (03-0029-01) and <i>Assembly Language Programming Manual</i> (03-0002-01) contain significantly more details for programming use.	A variety of addressing modes are implemented to permit efficient and fast data transfer between various registers, memory locations, and input/output devices. These addressing modes include:									
	The instructions are divided into the following categories:	<input type="checkbox"/> Immediate <input type="checkbox"/> Immediate extended <input type="checkbox"/> Modified page zero <input type="checkbox"/> Relative <input type="checkbox"/> Extended <input type="checkbox"/> Indexed <input type="checkbox"/> Register <input type="checkbox"/> Register indirect <input type="checkbox"/> Implied <input type="checkbox"/> Bit									
	<input type="checkbox"/> 8-bit loads <input type="checkbox"/> 16-bit loads <input type="checkbox"/> Exchanges, block transfers, and searches <input type="checkbox"/> 8-bit arithmetic and logic operations <input type="checkbox"/> General-purpose arithmetic and CPU control										
8-Bit Load Group	Mnemonic	Symbolic Operation	S	Z	Flags	78 543 210	Opcode	No. of Bytes	No. of M Cycles	No. of T States	Comments
	LD r, r'	r → r'	•	•	X • X • • •	01	r r'	1	1	4	r, r' Req: 000 B
	LD r, n	r → n	•	•	X • X • • •	00	0110	2	2	7	001 C
	LD r, (HL)	r → (HL)	•	•	X • X • • •	01	r 110	1	2	7	010 D
	LD r, (IX+d)	r → (IX+d)	•	•	X • X • • •	11 011 101	DD	3	5	19	011 E
						01	r 101				100 H
						— d —					101 L
	LD r, (IY+d)	r → (IY+d)	•	•	X • X • • •	11 111 101	FD	3	5	19	111 A
						01 r 110					
	LD (HL), r	(HL) → r	•	•	X • X • • •	01	110 r	1	2	7	
	LD (IX+d), r	(IX+d) → r	•	•	X • X • • •	11 011 101	DD	3	5	19	
						01 110 r					
	LD (IY+d), r	(IY+d) → r	•	•	X • X • • •	11 111 101	FD	3	5	19	
						01 110 r					
	LD (HL), n	(HL) → n	•	•	X • X • • •	00	110 110	36	2	3	10
	LD (IX+d), n	(IX+d) → n	•	•	X • X • • •	11 011 101	DD	4	5	19	
						00 110 110	36				
	LD (IY+d), n	(IY+d) → n	•	•	X • X • • •	11 111 101	FD	4	5	19	
						00 110 110	36				
	LD A, (BC)	A → (BC)	•	•	X • X • • •	00 001 010	0A	1	2	7	
	LD A, (DE)	A → (DE)	•	•	X • X • • •	00 011 010	1A	1	2	7	
	LD A, (nn)	A → (nn)	•	•	X • X • • •	00 111 010	3A	3	4	13	
						— n —					
	LD (BC), A	(BC) → A	•	•	X • X • • •	00 000 010	02	1	2	7	
	LD (DE), A	(DE) → A	•	•	X • X • • •	00 010 010	12	1	2	7	
	LD (nn), A	(nn) → A	•	•	X • X • • •	00 110 010	32	3	4	13	
						— n —					
	LD A, I	A → I	t	t	X 0 X IFF 0	11 101 101	ED	2	2	9	
	LD A, R	A → R	t	t	X 0 X IFF 0	01 010 111	57				
	LD I, A	I → A	•	•	X • X • • •	11 101 101	ED	2	2	9	
	LD R, A	R → A	•	•	X • X • • •	11 101 101	47	2	2	9	
						01 001 111	4F				

NOTES. r, r' means any of the registers A, B, C, D, E, H, L
IFF the content of the interrupt enable flip-flop, (IF) is copied into the P/V flag

For an explanation of flag notation and symbols for mnemonic tables, see Symbolic Notation section following tables

16-Bit Load Group

Mnemonic	Symbolic Operation	S	Z	Flags				76 543 210 Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments	
				H	P/V	N	C						
LD dd, nn	dd ← nn	•	•	X	•	X	•	•	00 dd0 001 — n — — n —	3	3	10	dd Pair 00 BC 01 DE 10 HL 11 SP
LD IX, nn	IX ← nn	•	•	X	•	X	•	•	11 011 101 DD 00 100 001 21 — n — — n —	4	4	14	
LD IY, nn	IY ← nn	•	•	X	•	X	•	•	11 111 101 FD 00 100 001 21 — n — — n —	4	4	14	
LD HL, (nn)	H ← (nn+1) L ← (nn)	•	•	X	•	X	•	•	00 101 010 2A — n — — n —	3	5	16	
LD dd, (nn)	ddH ← (nn+1) ddL ← (nn)	•	•	X	•	X	•	•	11 101 101 ED 01 dd1 011 — n — — n —	4	6	20	
LD IX, (nn)	IXH ← (nn+1) IXL ← (nn)	•	•	X	•	X	•	•	11 011 101 DD 00 101 010 2A — n — — n —	4	6	20	
LD IY, (nn)	IYH ← (nn+1) IYL ← (nn)	•	•	X	•	X	•	•	11 111 101 FD 00 101 010 2A — n — — n —	4	6	20	
LD (nn), HL	(nn+1) ← H (nn) ← L	•	•	X	•	X	•	•	00 100 010 22 — n — — n —	3	5	16	
LD (nn), dd	(nn+1) ← ddH (nn) ← ddL	•	•	X	•	X	•	•	11 101 101 ED 01 dd0 011 — n — — n —	4	6	20	
LD (nn), IX	(nn+1) ← IXH (nn) ← IXL	•	•	X	•	X	•	•	11 011 101 DD 00 100 010 22 — n — — n —	4	6	20	
LD (nn), IY	(nn+1) ← IYH (nn) ← IYL	•	•	X	•	X	•	•	11 111 101 FD 00 100 010 22 — n — — n —	4	6	20	
LD SP, HL	SP ← HL	•	•	X	•	X	•	•	11 111 001 F9	1	1	6	
LD SP, IX	SP ← IX	•	•	X	•	X	•	•	11 011 101 DD 11 111 001 F9	2	2	10	
LD SP, IY	SP ← IY	•	•	X	•	X	•	•	11 111 101 FD 11 111 001 F9	2	2	10	
PUSH qq	(SP-2) ← qqL (SP-1) ← qqH SP ← SP - 2	•	•	X	•	X	•	•	11 qq0 101	1	3	11	qq Pair 00 BC 01 DE 10 HL 11 AF
PUSH IX	(SP-2) ← IXL (SP-1) ← IXH SP ← SP - 2	•	•	X	•	X	•	•	11 011 101 DD 11 100 101 E5	2	4	15	
PUSH IY	(SP-2) ← IYL (SP-1) ← IYH SP ← SP - 2	•	•	X	•	X	•	•	11 111 101 FD 11 100 101 E5	2	4	15	
POP qq	qqH ← (SP+1) qqL ← (SP) SP ← SP + 2	•	•	X	•	X	•	•	11 qq0 001	1	3	10	
POP IX	IXH ← (SP+1) IXL ← (SP) SP ← SP + 2	•	•	X	•	X	•	•	11 011 101 DD 11 100 001 E1	2	4	14	
POP IY	IYH ← (SP+1) IYL ← (SP) SP ← SP + 2	•	•	X	•	X	•	•	11 111 101 FD 11 100 001 E1	2	4	14	

NOTES dd is any of the register pairs BC, DE, HL, SP
 qq is any of the register pairs AF, BC, DE, HL
 (PAIR)H, (PAIR)L refer to high order and low order eight bits of the register pair respectively.
 e.g., BC_L = C, AF_H = A

Exchange, Block Transfer, Block Search Groups

EX DE, HL	DE ← HL	•	•	X	•	X	•	•	11 101 011 EB	1	1	4		
EX AF, AF'	AF ← AF'	•	•	X	•	X	•	•	00 001 000 08	1	1	4		
EXX	BC ← BC'	•	•	X	•	X	•	•	11 011 001 D9	1	1	4	Register bank and auxiliary register bank exchange	
	DE ← DE'													
	HL ← HL'													
EX (SP), HL	H ← (SP+1) L ← (SP)	•	•	X	•	X	•	•	11 100 011 E3	1	5	19		
EX (SP), IX	IXH ← (SP+1) IXL ← (SP)	•	•	X	•	X	•	•	11 011 101 DD 11 100 011 E3	2	6	23		
EX (SP), IY	IYH ← (SP+1) IYL ← (SP)	•	•	X	•	X	•	•	11 111 101 FD 11 100 011 E3	2	6	23		
LDI	(DE) ← (HL) DE ← DE + 1 HL ← HL + 1 BC ← BC - 1	•	•	X	0	X	1	0	•	11 101 101 ED 10 100 000 A0	2	4	16	Load (HL) into (DE), increment the pointers and decrement the byte counter (BC)
LDIR	(DE) ← (HL) DE ← DE + 1 HL ← HL + 1 BC ← BC - 1 Repeat until BC = 0	•	•	X	0	X	0	0	•	11 101 101 ED 10 110 000 B0	2	5	21	If BC ≠ 0 If BC = 0

NOTE ① P/V flag is 0 if the result of BC - 1 = 0, otherwise P/V = 1

Exchange, Block Transfer, Block Search Groups (Continued)	Mnemonic	Symbolic Operation	Flags				Opcode 76 543 210 Hex	No.of Bytes	No.of M Cycles	No.of T States	Comments
			S	Z	H	P/V					
	LDD	(DE) ← (HL) DE ← DE-1 HL ← HL-1 BC ← BC-1	•	•	X	0	X	†	0	•	① 11 101 101 ED 10 101 000 A8
	LDDR	(DE) ← (HL) DE ← DE-1 HL ← HL-1 BC ← BC-1 Repeat until BC = 0	•	•	X	0	X	0	0	•	② 11 101 101 ED 10 111 000 B8
	CPI	A ← (HL) HL ← HL+1 BC ← BC-1	†	†	X	†	X	†	1	•	③ 11 101 101 ED 10 100 001 A1
	CPIR	A ← (HL) HL ← HL+1 BC ← BC-1 Repeat until A = (HL) or BC = 0	†	†	X	†	X	†	1	•	① 11 101 101 ED 10 110 001 B1
	CPD	A ← (HL) HL ← HL-1 BC ← BC-1	†	†	X	†	X	†	1	•	③ 11 101 101 ED 10 101 001 A9
	CPDR	A ← (HL) HL ← HL-1 BC ← BC-1 Repeat until A = (HL) or BC = 0	†	†	X	†	X	†	1	•	③ 11 101 101 ED 10 111 001 B9

NOTES ① P/V flag is 0 if the result of BC - 1 = 0, otherwise P/V = 1

② P/V flag is 0 at completion of instruction only

③ Z flag is 1 if A = (HL), otherwise Z = 0

8-Bit Arithmetic and Logical Group	ADD A, r	A ← A + r	†	†	X	†	X	V	0	†	10 <u>000</u> r	1	1	4	<u>r</u> Reg						
	ADD A, n	A ← A + n	†	†	X	†	X	V	0	†	11 <u>000</u> 110	2	2	7	000 B						
		— n —		— n —		— n —		— n —		— n —		001 C		010 D							
		ADD A, (HL) A ← A + (HL)		†	†	X	†	X	V	0	†	10 <u>000</u> 110	1	2	7	011 E					
		ADD A, (IX+d) A ← A + (IX+d)		†	†	X	†	X	V	0	†	11 011 101 DD	3	5	19	100 H					
		— d —		— d —		— d —		— d —		— d —		10 <u>000</u> 110		101 L		111 A					
		ADD A, (IY+d) A ← A + (IY+d)		†	†	X	†	X	V	0	†	11 111 101 FD	3	5	19	10 <u>000</u> 110					
		— d —		— d —		— d —		— d —		— d —		— d —		— d —		— d —					
		ADC A, s A ← A+s+CY		†	†	X	†	X	V	0	†	001	s is any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instruction.								
		SUB s A ← A-s		†	†	X	†	X	V	1	†	010	The indicated bits replace the <u>000</u> in the ADD set above								
		SBC A, s A ← A-s-CY		†	†	X	†	X	V	1	†	011	The indicated bits replace the <u>000</u> in the ADD set above								
		AND s A ← A & s		†	†	X	1	X	P	0	0	100	The indicated bits replace the <u>000</u> in the ADD set above								
		OR s A ← A ∨ s		†	†	X	0	X	P	0	0	110	The indicated bits replace the <u>000</u> in the ADD set above								
		XOR s A ← A ⊕ s		†	†	X	0	X	P	0	0	101	The indicated bits replace the <u>000</u> in the ADD set above								
		CP s A-s		†	†	X	†	X	V	1	†	111	The indicated bits replace the <u>000</u> in the ADD set above								
		INC r r ← r + 1		†	†	X	†	X	V	0	•	00 r <u>100</u>	1	1	4						
		INC (HL) (HL) ← (HL)+1		†	†	X	†	X	V	0	•	00 110 <u>100</u>	1	3	11						
		INC (IX+d) (IX+d) ← (IX+d)+1		†	†	X	†	X	V	0	•	11 011 101 DD	3	6	23						
		(IX+d) ← (IX+d)+1		†	†	X	†	X	V	0	•	11 111 101 FD	3	6	23						
		INC (IY+d) (IY+d) ← (IY+d)+1		†	†	X	†	X	V	0	•	00 110 <u>100</u>	m is any of r, (HL), (IX+d), (IY+d) as shown for INC.								
		DEC m m ← m-1		†	†	X	†	X	V	1	•	00 110 <u>100</u>	DEC same format and states as INC. Replace <u>100</u> with <u>101</u> in opcode.								

General-Purpose Arithmetic and CPU Control Groups

Mnemonic	Symbolic Operation	S	Z	H	P/V	N	C	Opcodes 76 543 210 Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments		
DAA	Converts acc content into packed BCD following add or subtract with packed BCD operands	t	t	X	t	X	P	• t	00 100 111 27	1	1	4	Decimal adjust accumulator	
CPL	A → \bar{A}	•	•	X	1	X	•	1	00 101 111 2F	1	1	4	Complement accumulator (one's complement)	
NEG	A → 0 - A	t	t	X	t	X	V	1	1	11 101 101 ED 01 000 100 44	2	2	8	Negate acc (two's complement)
CCF	CY → \bar{CY}	•	•	X	X	X	•	0	t	00 111 111 3F	1	1	4	Complement carry flag
SCF	CY → 1	•	•	X	0	X	•	0	1	00 110 111 37	1	1	4	Set carry flag
NOP	No operation	•	•	X	•	X	•	•	•	00 000 000 00	1	1	4	
HALT	CPU halted	•	•	X	•	X	•	•	•	01 110 110 76	1	1	4	
DI *	IFF → 0	•	•	X	•	X	•	•	•	11 110 011 F3	1	1	4	
EI *	IFF → 1	•	•	X	•	X	•	•	•	11 111 011 FB	1	1	4	
IM 0	Set interrupt mode 0	•	•	X	•	X	•	•	•	11 101 101 ED	2	2	8	
IM 1	Set interrupt mode 1	•	•	X	•	X	•	•	•	01 000 110 46				
IM 2	Set interrupt mode 2	•	•	X	•	X	•	•	•	11 101 101 ED	2	2	8	
										01 011 110 5E				

NOTES IFF indicates the interrupt enable flip-flop
CY indicates the carry flip-flop
* indicates interrupts are not sampled at the end of EI or DI

16-Bit Arithmetic Group

ADD HL, ss	HL ← HL + ss	• • X X X X • 0 t	00 ss1 001	1	3	11	ss Reg 00 BC 01 DE 10 HL 11 SP
ADC HL, ss	HL ← HL + ss + CY	t t X X X X V 0 t	11 101 101 ED 01 ss1 010	2	4	15	
SBC HL, ss	HL ← HL - ss - CY	t t X X X X V 1 t	11 101 101 ED 01 ss0 010	2	4	15	
ADD IX, pp	IX ← IX + pp	• • X X X X • 0 t	11 011 101 DD 01 pp1 001	2	4	15	pp Reg 00 BC 01 DE 10 IX 11 SP
ADD IY, rr	IY ← IY + rr	• • X X X X • 0 t	11 111 101 FD 00 rr1 001	2	4	15	rr Reg 00 BC 01 DE 10 IY 11 SP
INC ss	ss ← ss + 1	• • X • X • • •	00 ss0 011	1	1	6	
INC IX	IX ← IX + 1	• • X • X • • •	11 011 101 DD 00 100 011 23	2	2	10	
INC IY	IY ← IY + 1	• • X • X • • •	11 111 101 FD 00 100 011 23	2	2	10	
DEC ss	ss ← ss - 1	• • X • X • • •	00 ss1 011	1	1	6	
DEC IX	IX ← IX - 1	• • X • X • • •	11 011 101 DD 00 101 011 2B	2	2	10	
DEC IY	IY ← IY - 1	• • X • X • • •	11 111 101 FD 00 101 011 2B	2	2	10	

NOTES ss is any of the register pairs BC, DE, HL, SP
pp is any of the register pairs BC, DE, IX, SP
rr is any of the register pairs BC, DE, IY, SP

Rotate and Shift Group

RLCA		• • X 0 X • 0 t	00 000 111 07	1	1	4	Rotate left circular accumulator
RLA		• • X 0 X • 0 t	00 010 111 17	1	1	4	Rotate left accumulator
RRCA		• • X 0 X • 0 t	00 001 111 0F	1	1	4	Rotate right circular accumulator
RRA		• • X 0 X • 0 t	00 011 111 1F	1	1	4	Rotate right accumulator
RLC r		t t X 0 X P 0 t	11 001 011 CB 00 000 r	2	2	8	Rotate left circular register r
RLC (HL)		t t X 0 X P 0 t	11 001 011 CB 00 000	2	4	15	r Reg 000 B 001 C 010 D 011 E 100 H 101 L 111 A
RLC (IX + d)	r, (HL), (IX + d), (IY + d)	t t X 0 X P 0 t	11 011 101 DD 11 001 011 CB - d - 00 000 110	4	6	23	
RLC (IY + d)		t t X 0 X P 0 t	11 111 101 FD 11 001 011 CB - d - 00 000 110	4	6	23	
RL m	m = r, (HL), (IX + d), (IY + d)	t t X 0 X P 0 t	00 000 110				Instruction format and states are as shown for RLC's To form new opcode replace 000 or RLC's with shown code
RRC m	m = r, (HL), (IX + d), (IY + d)	t t X 0 X P 0 t	001				

Rotate and Shift Group
(Continued)

Mnemonic	Symbolic Operation	S	Z	H	P/V	N	C	Opcode	No. of Bytes	No. of M	No. of T	Comments		
		7	6	5	4	3	2	76 543 210	Hex	Cycles	States			
RR m		t	t	X	0	X	P	0	t	011				
SLA m		t	t	X	0	X	P	0	t	100				
SRA m		t	t	X	0	X	P	0	t	101	/			
SRL m		t	t	X	0	X	P	0	t	111				
RLD		t	t	X	0	X	P	0	*	11 101 101 ED 01 101 111 6F	2	5	18	Rotate digit left and right between the accumulator and location (HL)
RRD		t	t	X	0	X	P	0	*	11 101 101 ED 01 100 111 67	2	5	18	The content of the upper half of the accumulator is unaffected

Bit Set, Reset and Test Group

BIT b, r	Z = r _b	X	:	X	1	X	X	0	*	11 001 011 CB 01 b r	2	2	8	r Reg.
BIT b, (HL)	Z = (HL) _b	X	:	X	1	X	X	0	*	11 001 011 CB 01 b 110	2	3	12	000 B
BIT b, (IX+d) _b	Z = (IX+d) _b	X	:	X	1	X	X	0	*	11 011 101 DD 11 001 011 CB - d - 01 b 110	4	5	20	001 C 010 D 011 E 100 H 101 L 111 A
BIT b, (IY+d) _b	Z = (IY+d) _b	X	:	X	1	X	X	0	*	11 111 101 FD 11 001 011 CB - d - 01 b 110	4	5	20	b Bit Tested 000 0 001 1 010 2 011 3 100 4 101 5 110 6 111 7
SET b, r	r _b = 1	*	*	X	*	X	*	*	*	11 001 011 CB 11 b r	2	2	8	
SET b, (HL)	(HL) _b = 1	*	*	X	*	X	*	*	*	11 001 011 CB 11 b 110	2	4	15	
SET b, (IX+d)	(IX+d) _b = 1	*	*	X	*	X	*	*	*	11 011 101 DD 11 001 011 CB - d - 11 b 110	4	6	23	
SET b, (IY+d)	(IY+d) _b = 1	*	*	X	*	X	*	*	*	11 111 101 FD 11 001 011 CB - d - 11 b 110	4	6	23	
RES b, m	m _b = 0	*	*	X	*	X	*	*	*	10			To form new opcode replace 10 of SET b, s with 10 Flags and time states for SET instruction.	

NOTES. The notation m_b indicates bit b (0 to 7) or location m

Jump Group

JP nn	PC ← nn	*	*	X	*	X	*	*	*	11 000 011 C3 - n -	3	3	10	
JP cc, nn	If condition cc is true PC ← nn, otherwise continue	*	*	X	*	X	*	*	*	11 cc 010 - n -	3	3	10	cc Condition 000 NZ non-zero 001 Z zero 010 NC non-carry 011 C carry 100 PO parity odd 101 PE parity even 110 P sign positive 111 M sign negative
JR e	PC ← PC + e	*	*	X	*	X	*	*	*	00 011 000 18 - e -2 -	2	3	12	
JR C, e	If C = 0, continue If C = 1, PC ← PC + e	*	*	X	*	X	*	*	*	00 111 000 38 - e -2 -	2	2	7	If condition not met.
JR NC, e	If C = 1, continue If C = 0, PC ← PC + e	*	*	X	*	X	*	*	*	00 110 000 30 - e -2 -	2	3	12	If condition is met.
JP Z, e	If Z = 0, continue If Z = 1, PC ← PC + e	*	*	X	*	X	*	*	*	00 101 000 28 - e -2 -	2	2	7	If condition not met.
JR NZ, e	If Z = 1, continue If Z = 0, PC ← PC + e	*	*	X	*	X	*	*	*	00 100 000 20 - e -2 -	2	2	7	If condition not met
JP (HL)	PC ← HL	*	*	X	*	X	*	*	*	11 101 001 E9	1	1	4	
JP (IX)	PC ← IX	*	*	X	*	X	*	*	*	11 011 101 DD 11 101 001 E9	2	2	8	

Jump Group (Continued)

Mnemonic	Symbolic Operation	S	Z	H	P/V	N	C	Opcodes 76 543 210 Hex	No. of Bytes	No. of Cycles	No. of T States	Comments
JP (IY)	PC = IY	•	•	X	•	X	•	•	11 111 101 FD 11 101 001 E9	2	2	8
DJNZ, e	B = B-1 If B = 0, continue If B ≠ 0, PC = PC+e	•	•	X	•	X	•	•	00 010 000 10 - e-2 -	2	2	8

NOTES. e represents the extension in the relative addressing mode.
e is a signed two's complement number in the range < -126, 129 >.
e-2 in the opcode provides an effective address of pc+e as PC is incremented by 2 prior to the addition of e.

Call and Return Group

CALL nn	(SP-1) - PC _H (SP-2) - PC _L PC - nn	•	•	X	•	X	•	•	11 001 101 CD - n - - n -	3	5	17	
CALL cc, nn	If condition cc is false continue, otherwise same as CALL nn	•	•	X	•	X	•	•	11 cc 100 - n - - n -	3	3	10	If cc is false.
RET	PC _L - (SP) PC _H - (SP+1)	•	•	X	•	X	•	•	11 001 001 C9	1	3	10	
RET cc	If condition cc is false continue, otherwise same as RET	•	•	X	•	X	•	•	11 cc 000	1	1	5	If cc is false.
RETI	Return from interrupt	•	•	X	•	X	•	•	11 101 101 ED 01 001 101 4D	2	4	14	
RETN ¹	Return from non-maskable interrupt	•	•	X	•	X	•	•	11 101 101 ED 01 000 101 45	2	4	14	
RST p	(SP-1) - PC _H (SP-2) - PC _L PC _H = 0 PC _L = p	•	•	X	•	X	•	•	11 t 111	1	3	11	t p 000 00H 001 08H 010 10H 011 18H 100 20H 101 28H 110 30H 111 38H

NOTE. ¹RETN loads IFF₂ - IFF₁

Input and Output Group

IN A, (n)	A - (n)	•	•	X	•	X	•	•	11 011 011 DB - n -	2	3	11	n to A ₀ ~ A ₇ Acc. to A ₈ ~ A ₁₅
IN r, (C)	r - (C)	:	:	X	:	X	P	O	• 11 101 101 ED 01 r 000	2	3	12	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
INI	(HL) - (C) B - B-1 HL - HL + 1	X	:	X	X	X	X	1	X ① 11 101 101 ED 10 100 010 A2	2	4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
INIR	(HL) - (C) B - B-1 HL - HL + 1 Repeat until B = 0	X	1	X	X	X	X	1	X ② 11 101 101 ED 10 110 010 B2	2	5 (If B ≠ 0) 4 (If B = 0)	21 16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
IND	(HL) - (C) B - B-1 HL - HL -1	X	:	X	X	X	X	1	X ① 11 101 101 ED 10 101 010 AA	2	4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
INDR	(HL) - (C) B - B-1 HL - HL -1 Repeat until B = 0	X	1	X	X	X	X	1	X ② 11 101 101 ED 10 111 010 BA	2	5 (If B ≠ 0) 4 (If B = 0)	21 16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
OUT (n), A	(n) - A	•	•	X	•	X	•	•	11 010 011 D3 - n -	2	3	11	n to A ₀ ~ A ₇ Acc. to A ₈ ~ A ₁₅
OUT (C), r	(C) - r	•	•	X	•	X	•	•	11 101 101 ED 01 r 001	2	3	12	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
OUTI	(C) - (HL) B - B-1 HL - HL + 1	X	:	X	, X	X	X	1	X ① 11 101 101 ED 10 100 011 A3	2	4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
OTIR	(C) - (HL) B - B-1 HL - HL + 1 Repeat until B = 0	X	1	X	X	X	X	1	X ② 11 101 101 ED 10 110 011 B3	2	5 (If B ≠ 0) 4 (If B = 0)	21 16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
OUTD	(C) - (HL) B - B-1 HL - HL -1	X	:	X	X	X	X	1	X ① 11 101 101 ED 10 101 011 AB	2	4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅

NOTE ① If the result of B-1 is zero the Z flag is set, otherwise it is reset.

② Z flag is set upon instruction completion only

Input and Output Group (Continued)	Mnemonic	Symbolic Operation	Flags			Opcode 76 543 210 Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
			S	Z	H					
	OTDR	(C) - (HL) B - B-1 HL - HL-1 Repeat until B = 0	X	1	X	X	X	1	X	11 101 101 ED 10 111 011 2 (If B ≠ 0) (If B = 0)

NOTE ① Z flag is set upon instruction completion only

Summary of Flag Operation	Instruction	D ₇			D ₀			Comments	
		S	Z	H	P/V	N	C		
	ADD A, s, ADC A, s	I	I	X	I	X	V	0	I
	SUB s, SBC A, s, CP s, NEG	I	I	X	I	X	V	1	I
	AND s	I	I	X	I	X	P	0	{}
	OR s, XOR s	I	I	X	0	X	P	0	Logical operations
	INC s	I	I	X	I	X	V	0	•
	DEC s	I	I	X	I	X	V	1	•
	ADD DD, ss	•	•	X	X	X	•	0	I
	ADC HL, ss	I	I	X	X	X	V	0	I
	SBC HL, ss	I	I	X	X	X	V	1	I
	RLA, RLCA, RRA, RRCA	•	•	X	0	X	•	0	I
	RL m, RLC m, RR m;	I	I	X	0	X	P	0	I
	RRC m, SLA m;								
	SRA m, SRL m								
	RLD, RRD	I	I	X	0	X	P	0	•
	DAA	I	I	X	I	X	P	•	I
	CPL	•	•	X	1	X	•	1	•
	SCF	•	•	X	0	X	•	0	1
	CCF	•	•	X	X	X	•	0	I
	IN r(C)	I	I	X	0	X	P	0	•
	INI, IND, OUTI, OUTD	X	I	X	X	X	X	1	•
	INIR, INDR, OTIR, OTDR	X	I	X	X	X	X	1	•
	LDI, LDD	X	X	X	0	X	•	0	•
	LDIR, LDDR	X	X	X	0	X	0	0	•
	CPI, CPIR, CPD, CPDR	X	I	X	X	I	1	•	
	LD A, I, LD A, R	I	I	X	0	X	IFF	0	•
	BIT b, s	X	I	X	1	X	X	0	•

The content of the interrupt enable flip-flop (IFF) is copied into the P/V flag.
The state of bit b of location s is copied into the Z flag.

Symbolic Notation	Symbol	Operation	Symbol	Operation
	S	Sign flag. S = 1 if the MSB of the result is 1.	†	The flag is affected according to the result of the operation.
	Z	Zero flag. Z = 1 if the result of the operation is 0.	•	The flag is unchanged by the operation.
	P/V	Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, P/V = 1 if the result of the operation is even, P/V = 0 if the result is odd. If P/V holds overflow, P/V = 1 if the result of the operation produced an overflow.	0	The flag is reset by the operation.
	H	Half-carry flag. H = 1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator.	1	The flag is set by the operation.
	N	Add/Subtract flag. N = 1 if the previous operation was a subtract.	X	The flag is a "don't care."
	H & N	H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format.	V	P/V flag affected according to the overflow result of the operation.
	C	Carry/Link flag. C = 1 if the operation produced a carry from the MSB of the operand or result.	P	P/V flag affected according to the parity result of the operation.
			r	Any one of the CPU registers A, B, C, D, E, H, L.
			s	Any 8-bit location for all the addressing modes allowed for that instruction.
			ss	Any 16-bit location for all the addressing modes allowed for that instruction.
			ii	Any one of the two index registers IX or IY.
			R	Refresh counter.
			n	8-bit value in range <0, 255>.
			nn	16-bit value in range <0, 65535>.

Pin Descriptions	A₀-A₁₅. Address Bus (output, active High, 3-state). A ₀ -A ₁₅ form a 16-bit address bus. The Address Bus provides the address for memory data bus exchanges (up to 64K bytes) and for I/O device exchanges.	M₁. Machine Cycle One (output, active Low). M ₁ , together with MREQ, indicates that the current machine cycle is the opcode fetch cycle of an instruction execution. M ₁ , together with IORQ, indicates an interrupt acknowledge cycle.
	BUSACK. Bus Acknowledge (output, active Low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR have entered their high-impedance states. The external circuitry can now control these lines.	MREQ. Memory Request (output, active Low, 3-state). MREQ indicates that the address bus holds a valid address for a memory read or memory write operation.
	BUSREQ. Bus Request (input, active Low). Bus Request has a higher priority than NMI and is always recognized at the end of the current machine cycle. BUSREQ forces the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR to go to a high-impedance state so that other devices can control these lines. BUSREQ is normally wire-ORed and requires an external pullup for these applications. Extended BUSREQ periods due to extensive DMA operations can prevent the CPU from properly refreshing dynamic RAMs.	NMI. Non-Maskable Interrupt (input, negative edge-triggered). NMI has a higher priority than INT. NMI is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop, and automatically forces the CPU to restart at location 0066H.
	D₀-D₇. Data Bus (input/output, active High, 3-state). D ₀ -D ₇ constitute an 8-bit bidirectional data bus, used for data exchanges with memory and I/O.	RD. Read (output, active Low, 3-state). RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.
	HALT. Halt State (output, active Low). HALT indicates that the CPU has executed a Halt instruction and is awaiting either a non-maskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOPs to maintain memory refresh.	RESET. Reset (input, active Low). RESET initializes the CPU as follows: it resets the interrupt enable flip-flop, clears the PC and Registers I and R, and sets the interrupt status to Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go to the inactive state. Note that RESET must be active for a minimum of three full clock cycles before the reset operation is complete.
	INT. Interrupt Request (input, active Low). Interrupt Request is generated by I/O devices. The CPU honors a request at the end of the current instruction if the internal software-controlled interrupt enable flip-flop (IFF) is enabled. INT is normally wire-ORed and requires an external pullup for these applications.	RFSH. Refresh (output, active Low). RFSH, together with MREQ, indicates that the lower seven bits of the system's address bus can be used as a refresh address to the system's dynamic memories.
	IORQ. Input/Output Request (output, active Low, 3-state). IORQ indicates that the lower half of the address bus holds a valid I/O address for an I/O read or write operation. IORQ is also generated concurrently with M ₁ during an interrupt acknowledge cycle to indicate that an interrupt response vector can be placed on the data bus.	WAIT. Wait (input, active Low). WAIT indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter a Wait state as long as this signal is active. Extended WAIT periods can prevent the CPU from refreshing dynamic memory properly.
		WR. Write (output, active Low, 3-state). WR indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location.

CPU Timing


The Z80 CPU executes instructions by proceeding through a specific sequence of operations:

- Memory read or write
- I/O device read or write
- Interrupt acknowledge

The basic clock period is referred to as a T time or cycle, and three or more T cycles make up a machine cycle (M1, M2 or M3 for instance). Machine cycles can be extended either by the CPU automatically inserting one or more Wait states or by the insertion of one or more Wait states by the user.

Instruction Opcode Fetch. The CPU places the contents of the Program Counter (PC) on the address bus at the start of the cycle (Figure 5). Approximately one-half clock cycle later, MREQ goes active. When active, RD indicates that the memory data can be enabled onto the CPU data bus.

The CPU samples the WAIT input with the falling edge of clock state T_2 . During clock states T_3 and T_4 of an $\overline{M1}$ cycle dynamic RAM refresh can occur while the CPU starts decoding and executing the instruction. When the Refresh Control signal becomes active, refreshing of dynamic memory can take place.



NOTE: T_W -Wait cycle added when necessary for slow ancillary devices.

Figure 5. Instruction Opcode Fetch

Memory Read or Write Cycles. Figure 6 shows the timing of memory read or write cycles other than an opcode fetch ($\overline{M1}$) cycle. The MREQ and RD signals function exactly as in the fetch cycle. In a memory write cycle, the address bus is stable during the entire cycle.

\overline{MREQ} also becomes active when the address bus is stable. The \overline{WR} line is active when the data bus is stable, so that it can be used directly as an R/W pulse to most semiconductor memories.





Figure 6. Memory Read or Write Cycles

Input or Output Cycles. Figure 7 shows the timing for an I/O read or I/O write operation. During I/O operations, the CPU automatically

inserts a single Wait state (T_W). This extra Wait state allows sufficient time for an I/O port to decode the address from the port address lines.




NOTE T_{W^*} = One Wait cycle automatically inserted by CPU

Figure 7. Input or Output Cycles

Interrupt Request/Acknowledge Cycle. The CPU samples the interrupt signal with the rising edge of the last clock cycle at the end of any instruction (Figure 8). When an interrupt is accepted, a special M1 cycle is generated.

During this M1 cycle, IORQ becomes active (instead of MREQ) to indicate that the interrupting device can place an 8-bit vector on the data bus. The CPU automatically adds two Wait states to this cycle.




NOTE: 1) T_L = Last state of previous instruction

2) Two Wait cycles automatically inserted by CPU(*)

Figure 8. Interrupt Request/Acknowledge Cycle

Non-Maskable Interrupt Request Cycle. NMI is sampled at the same time as the maskable interrupt input \overline{INT} but has higher priority and cannot be disabled under software control. The subsequent timing is similar to that of a

normal instruction fetch except that data put on the bus by the memory is ignored. The CPU instead executes a restart (RST) operation and jumps to the NMI service routine located at address 0066H (Figure 9).




* Although \overline{NMI} is an asynchronous input, to guarantee its being recognized on the following machine cycle, \overline{NMI} 's falling edge

must occur no later than the rising edge of the clock cycle preceding T_{LAST}.

Figure 9. Non-Maskable Interrupt Request Operation

Bus Request/Acknowledge Cycle. The CPU samples BUSREQ with the rising edge of the last clock period of any machine cycle (Figure 10). If BUSREQ is active, the CPU sets its address, data, and MREQ, IORQ, RD, and WR

lines to a high-impedance state with the rising edge of the next clock pulse. At that time, any external device can take control of these lines, usually to transfer data between memory and I/O devices.




NOTE. T_L = Last state of any M cycle.

T_X = An arbitrary clock cycle used by requesting device.

Figure 10. Z-BUS Request/Acknowledge Cycle

Halt Acknowledge Cycle. When the CPU receives a Halt instruction, it executes NOP states until either an \overline{INT} or \overline{NMI} input is

received. When in the Halt state, the \overline{HALT} output is active and remains so until an interrupt is received (Figure 11).



NOTE: \overline{INT} will also force a Halt exit.

*See note, Figure 9.

Figure 11. Halt Acknowledge Cycle

Reset Cycle. \overline{RESET} must be active for at least three clock cycles for the CPU to properly accept it. As long as \overline{RESET} remains active, the address and data buses float, and the control outputs are inactive. Once \overline{RESET} goes

inactive, three internal T cycles are consumed before the CPU resumes normal processing operation. \overline{RESET} clears the PC register, so the first opcode fetch will be to location 0000 (Figure 12).




Figure 12. Reset Cycle

AC Characteristics

Number	Symbol	Parameter	Z80 CPU		Z80A CPU		Z80B CPU		Z80H CPU†	
			Min	Max	Min	Max	Min	Max	Min	Max
1	T _{cC}	Clock Cycle Time	400*		250*		165*		125*	
2	T _{wCh}	Clock Pulse Width (High)	180*		110*		65*		55*	
3	T _{wCl}	Clock Pulse Width (Low)	180	2000	110	2000	65	2000	55	2000
4	T _{fC}	Clock Fall Time	—	30	—	30	—	20	—	10
5	T _{rC}	Clock Rise Time	—	30	—	30	—	20	—	10
6	T _{dCr(A)}	Clock ↓ to Address Valid Delay	—	145	—	110	—	90	—	80
7	T _{dA(MREQf)}	Address Valid to $\overline{\text{MREQ}}$ ↓ Delay	125*	—	65*	—	35*	—	20*	—
8	T _{dCl(MREQf)}	Clock ↓ to $\overline{\text{MREQ}}$ ↓ Delay	—	100	—	85	—	70	—	60
9	T _{dCr(MREQr)}	Clock ↓ to $\overline{\text{MREQ}}$ ↑ Delay	—	100	—	85	—	70	—	60
10	T _{wMREQh}	$\overline{\text{MREQ}}$ Pulse Width (High)	170*		110*		65*		45*	
11	T _{wMREQl}	$\overline{\text{MREQ}}$ Pulse Width (Low)	360*	—	220*	—	135*	—	100*	—
12	T _{dCl(MREQr)}	Clock ↓ to $\overline{\text{MREQ}}$ ↑ Delay	—	100	—	85	—	70	—	60
13	T _{dCl(RDf)}	Clock ↓ to $\overline{\text{RD}}$ ↓ Delay	—	130	—	95	—	80	—	70
14	T _{dCr(RDr)}	Clock ↓ to $\overline{\text{RD}}$ ↑ Delay	—	100	—	85	—	70	—	60
15	T _{sD(Cr)}	Data Setup Time to Clock ↓	50		35		30		30	
16	T _{hD(RDr)}	Data Hold Time to $\overline{\text{RD}}$ ↓	—	0	—	0	—	0	—	0
17	T _{sWAIT(Cf)}	$\overline{\text{WAIT}}$ Setup Time to Clock ↓	70	—	70	—	60	—	50	—
18	T _{hWAIT(Cf)}	$\overline{\text{WAIT}}$ Hold Time after Clock ↓	—	0	—	0	—	0	—	0
19	T _{dCr(M1f)}	Clock ↓ to $\overline{\text{M1}}$ ↓ Delay	—	130	—	100	—	80	—	70
20	T _{dCr(M1r)}	Clock ↓ to $\overline{\text{M1}}$ ↑ Delay	—	130	—	100	—	80	—	70
21	T _{dCr(RFSHf)}	Clock ↓ to $\overline{\text{RFSH}}$ ↓ Delay	—	180	—	130	—	110	—	95
22	T _{dCr(RFSHr)}	Clock ↓ to $\overline{\text{RFSH}}$ ↑ Delay	—	150	—	120	—	100	—	85
23	T _{dCl(RDr)}	Clock ↓ to $\overline{\text{RD}}$ ↓ Delay	—	110	—	85	—	70	—	60
24	T _{dCr(RDf)}	Clock ↓ to $\overline{\text{RD}}$ ↑ Delay	—	100	—	85	—	70	—	60
25	T _{sD(Cf)}	Data Setup to Clock ↓ during M ₂ , M ₃ , M ₄ or M ₅ Cycles	60		50		40		30	
26	T _{dA(IORQf)}	Address Stable prior to $\overline{\text{IORQ}}$ ↓	320*	—	180*	—	110*	—	75*	—
27	T _{dCr(IORQf)}	Clock ↓ to $\overline{\text{IORQ}}$ ↓ Delay	—	90	—	75	—	65	—	55
28	T _{dCl(IORQr)}	Clock ↓ to $\overline{\text{IORQ}}$ ↑ Delay	—	110	—	85	—	70	—	60
29	T _{dD(WRf)}	Data Stable prior to $\overline{\text{WR}}$ ↓	190*	—	80*	—	25*	—	5*	—
30	T _{dCl(WRf)}	Clock ↓ to $\overline{\text{WR}}$ ↓ Delay	—	90	—	80	—	70	—	60
31	T _{wWR}	$\overline{\text{WR}}$ Pulse Width	360*	—	220*	—	135*	—	100*	—
32	T _{dCl(WRr)}	Clock ↓ to $\overline{\text{WR}}$ ↑ Delay	—	100	—	80	—	70	—	60
33	T _{dD(WRf)}	Data Stable prior to $\overline{\text{WR}}$ ↓	20*	—	-10*	—	-55*	—	55*	—
34	T _{dCr(WRf)}	Clock ↓ to $\overline{\text{WR}}$ ↓ Delay	—	80	—	65	—	60	—	55
35	T _{dWRr(D)}	Data Stable from $\overline{\text{WR}}$ ↓	120*		60*		30*		15*	
36	T _{dCl(HALT)}	Clock ↓ to $\overline{\text{HALT}}$ ↓ or ↓	—	300	—	300	—	260	—	225
37	T _{wNMI}	NMI Pulse Width	80	—	80	—	70	—	60*	—
38	T _{sBUSREQ(Cr)}	BUSREQ Setup Time to Clock ↓	80	—	50	—	50	—	40	—

*For clock periods other than the minimums shown in the table, calculate parameters using the expressions in the table on the following page.

† Units in nanoseconds (ns) All timings are preliminary and subject to change.

AC Characteristics (Continued)

Number	Symbol	Parameter	Z80 CPU		Z80A CPU		Z80B CPU		Z80H CPU†	
			Min	Max	Min	Max	Min	Max	Min	Max
39	ThBUSREQ(Cr)	BUSREQ Hold Time after Clock †	0	—	0	—	0	—	0	—
40	TdCr(BUSACKf)	Clock † to BUSACK † Delay	—	120	—	100	—	90	—	80
41	TdCf(BUSACKr)	Clock † to BUSACK † Delay	—	110	—	100	—	90	—	80
42	TdCr(Dz)	Clock † to Data Float Delay	—	90	—	90	—	80	—	70
43	TdCr(CTz)	Clock † to Control Outputs Float Delay (MREQ, IORQ, RD, and WR)	—	110	—	80	—	70	—	60
44	TdCr(Az)	Clock † to Address Float Delay	—	110	—	90	—	80	—	70
45	TdCTr(A)	MREQ †, IORQ †, RD †, and WR † to Address Hold Time	—	160*	—	80*	—	35*	—	20*—
46	TsRESET(Cr)	RESET to Clock † Setup Time	90	—	60	—	60	—	45	—
47	ThRESET(Cr)	RESET to Clock † Hold Time	—	0	—	0	—	0	—	0
48	TsINTf(Cr)	INT to Clock † Setup Time	80	—	80	—	70	—	55	—
49	ThINTR(Cr)	INT to Clock † Hold Time	—	0	—	0	—	0	—	0
50	TdM1f(IORQf)	M1 † to IORQ † Delay	—	920*	—	565*	—	365*	—	270*—
51	TdCf(IORQf)	Clock † to IORQ † Delay	—	110	—	85	—	70	—	60
52	TdCf(IORQr)	Clock † to IORQ † Delay	—	100	—	85	—	70	—	60
53	TdCf(D)	Clock † to Data Valid Delay	—	230	—	150	—	130	—	115

*For clock periods other than the minimums shown in the table, calculate parameters using the following expressions. Calculated values above assumed TrC = TIC = 20 ns.

† Units in nanoseconds (ns). All timings are preliminary and subject to change.

Footnotes to AC Characteristics

Number	Symbol	Z80	Z80A	Z80B
1	TcC	TwCh + TwCl + TrC + TfC	TwCh + TwCl + TrC + TfC	TwCh + TwCl + TrC + TfC
2	TwCh	Although static by design, TwCh of greater than 200 μ s is not guaranteed	Although static by design, TwCh of greater than 200 μ s is not guaranteed	Although static by design, TwCh of greater than 200 μ s is not guaranteed
7	TdA(MREQf)	TwCh + TfC - 75	TwCh + TfC - 65	TwCh + TfC - 50
10	TwMREQh	TwCh + TfC - 30	TwCh + TfC - 20	TwCh + TfC - 20
11	TwMREQ1	TcC - 40	TcC - 30	TcC - 30
26	TdA(IORQf)	TcC - 80	TcC - 70	TcC - 55
29	TdD(WRf)	TcC - 210	TcC - 170	TcC - 140
31	TwWR	TcC - 40	TcC - 30	TcC - 30
33	TdD(WRf)	TwCl + TrC - 180	TwCl + TrC - 140	TwCl + TrC - 140
35	TdWRr(D)	TwCl + TrC - 80	TwCl + TrC - 70	TwCl + TrC - 55
45	TdCTr(A)	TwCl + TrC - 40	TwCl + TrC - 50	TwCl + TrC - 50
50	TdM1f(IORQf)	2TcC + TwCh + TfC - 80	2TcC + TwCh + TfC - 65	2TcC + TwCh + TfC - 50

AC Test Conditions.

$V_{IH} = 2.0\text{ V}$ $V_{OH} = 2.0\text{ V}$
 $V_{IL} = 0.8\text{ V}$ $V_{OL} = 0.8\text{ V}$
 $V_{IHC} = V_{CC} - 0.6\text{ V}$ $FLOAT = \pm 0.5\text{ V}$
 $V_{ILC} = 0.45\text{ V}$

Absolute Maximum Ratings	Storage Temperature -65°C to +150°C Temperature under Bias Specified operating range Voltages on all inputs and outputs with respect to ground -0.3 V to +7 V Power Dissipation 1.5 W	Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
---------------------------------	--	---

Standard Test Conditions	The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND (0 V). Positive current flows into the referenced pin. Available operating temperature ranges are:	All ac parameters assume a load capacitance of 100 pF. Add 10 ns delay for each 50 pF increase in load up to a maximum of 200 pF for the data bus and 100 pF for address and control lines.
	<ul style="list-style-type: none"> ■ S* = 0°C to +70°C, +4.75 V ≤ V_{CC} ≤ +5.25 V ■ E* = -40°C to +85°C, +4.75 V ≤ V_{CC} ≤ +5.25 V ■ M* = -55°C to +125°C, +4.5 V ≤ V_{CC} ≤ +5.5 V 	

*See Ordering Information section for package temperature range and product number.

DC Characteristics	Symbol	Parameter	Min	Max	Unit	Test Condition
	V _{ILC}	Clock Input Low Voltage	-0.3	0.45	V	
	V _{IHC}	Clock Input High Voltage	V _{CC} -.6	V _{CC} +.3	V	
	V _{IL}	Input Low Voltage	-0.3	0.8	V	
	V _{IH}	Input High Voltage	2.0	V _{CC}	V	
	V _{OL}	Output Low Voltage		0.4	V	I _{OL} = 1.8 mA
	V _{OH}	Output High Voltage	2.4		V	I _{OH} = -250 μA
	I _{CC}	Power Supply Current				
		Z80		150 ¹	mA	
		Z80A		200 ²	mA	
		Z80B		200	mA	
	I _{LI}	Input Leakage Current		10	μA	V _{IN} = 0 to V _{CC}
	I _{LO}	3-State Output Leakage Current in Float	-10	10 ³	μA	V _{OUT} = 0.4 to V _{CC}

1. For military grade parts, I_{CC} is 200 mA

3. A₁₅-A₀, D₇-D₀, MREQ, IORQ, RD̄, and WR̄.

2. Typical rate for Z80A is 90 mA.

Capacitance	Symbol	Parameter	Min	Max	Unit	Note
	C _{CLOCK}	Clock Capacitance		35	pF	
	C _{IN}	Input Capacitance		5	pF	Unmeasured pins returned to ground
	C _{OUT}	Output Capacitance		10	pF	

T_A = 25°C, f = 1 MHz.

Ordering Information	Product Number	Package/ Temp	Speed	Description	Product Number	Package/ Temp	Speed	Description
	Z8400	CE	2.5 MHz	Z80 CPU (40-pin)	Z8400A	CMB	4.0 MHz	Z80A CPU (40-pin)
	Z8400	CM	2.5 MHz	Same as above	Z8400A	CS	4.0 MHz	Same as above
	Z8400	CMB	2.5 MHz	Same as above	Z8400A	DE	4.0 MHz	Same as above
	Z8400	CS	2.5 MHz	Same as above	Z8400A	DS	4.0 MHz	Same as above
	Z8400	DE	2.5 MHz	Same as above	Z8400A	PE	4.0 MHz	Same as above
	Z8400	DS	2.5 MHz	Same as above	Z8400A	PS	4.0 MHz	Same as above
	Z8400	PE	2.5 MHz	Same as above	Z8400B	CS	6.0 MHz	Z80B CPU (40-pin)
	Z8400	PS	2.5 MHz	Same as above	Z8400B	DS	6.0 MHz	Same as above
	Z8400A	CE	4.0 MHz	Z80A CPU (40-pin)	Z8400B	PS	6.0 MHz	Same as above
	Z8400A	CM	4.0 MHz	Same as above	Z8400H	PS	8.0 MHz	Z80H CPU (40-pin)

*NOTES: C = Ceramic, D = Cerdip, P = Plastic; E = -40°C to +85°C, M = -55°C to +125°C, MB = -55°C to +125°C with MIL-STD-883 Class B processing, S = 0°C to +70°C.

Z8410 Z80® DMA Direct Memory Access Controller

Zilog

Product Specification

September 1983

Features

- Transfers, searches and search/transfers in Byte-at-a-Time, Burst or Continuous modes. Cycle length and edge timing can be programmed to match the speed of any port.
- Dual port addresses (source and destination) generated for memory-to-I/O, memory-to-memory, or I/O-to-I/O operations. Addresses may be fixed or automatically incremented/decremented.
- Next-operation loading without disturbing current operations via buffered starting-
- address registers. An entire previous sequence can be repeated automatically.
- Extensive programmability of functions. CPU can read complete channel status.
- Standard Z-80 Family bus-request and prioritized interrupt-request daisy chains implemented without external logic. Sophisticated, internally modifiable interrupt vectoring.
- Direct interfacing to system buses without external logic.

General Description

The Z-80 DMA (Direct Memory Access) is a powerful and versatile device for controlling and processing transfers of data. Its basic function of managing CPU-independent transfers between two ports is augmented by an array of features that optimize transfer speed and control with little or no external logic in systems using an 8- or 16-bit data bus and a 16-bit address bus.

Transfers can be done between any two ports (source and destination), including memory-to-I/O, memory-to-memory, and I/O-to-I/O. Dual port addresses are automatically generated for each transaction and may be either fixed or incrementing/decrementing. In addition, bit-maskable byte searches can be performed either concurrently with transfers or as an operation in itself.




Figure 1. Pin Functions

A ₅	1	40	A ₆
A ₄	2	39	A ₇
A ₃	3	38	IEI
A ₂	4	37	INT/PULSE
A ₁	5	36	IEO
A ₀	6	35	D ₀
CLK	7	34	D ₁
WR	8	33	D ₂
RD	9	32	D ₃
IORG	10	31	D ₄
+5 V	11	30	GND
MREQ	12	29	D ₅
BAO	13	28	D ₆
BAI	14	27	D ₇
BUSREQ	15	26	M ₁
CE/WAIT	16	25	RDY
		24	A ₈
		23	A ₉
		22	A ₁₀
		21	A ₁₁

Figure 2. Pin Assignments

General Description (Continued)

The Z-80 DMA contains direct interfacing to and independent control of system buses, as well as sophisticated bus and interrupt controls. Many programmable features, including variable cycle timing and auto-restart, minimize CPU software overhead. They are especially useful in adapting this special-

purpose transfer processor to a broad variety of memory, I/O and CPU environments.

The Z-80 DMA is an n-channel silicon-gate depletion-load device packaged in a 40-pin plastic or ceramic DIP. It uses a single +5 V power supply and the standard Z-80 Family single-phase clock.

Functional Description

Classes of Operation. The Z-80 DMA has three basic classes of operation:

- Transfers of data between two ports (memory or I/O peripheral)
- Searches for a particular 8-bit maskable byte at a single port in memory or an I/O peripheral
- Combined transfers with simultaneous search between two ports

Figure 4 illustrates the basic functions served by these classes of operation.

During a transfer, the DMA assumes control of the system address and data buses. Data is read from one addressable port and written to the other addressable port, byte by byte. The ports may be programmed to be either system main memory or peripheral I/O devices. Thus, a block of data may be written from one peripheral to another, from one area of main memory to another, or from a peripheral to main memory and vice versa.

During a search-only operation, data is read from the source port and compared byte by byte with a DMA-internal register containing a programmable match byte. This match byte may optionally be masked so that only certain bits within the match byte are compared. Search rates up to 1.25M bytes per second can be obtained with the 2.5 MHz Z-80 DMA or 2M bytes per second with the 4 MHz Z-80A DMA.

In combined searches and transfers, data is transferred between two ports while simultaneously searching for a bit-maskable byte match.

Data transfers or searches can be programmed to stop or interrupt under various conditions. In addition, CPU-readable status bits can be programmed to reflect the condition.

Modes of Operation. The Z-80 DMA can be programmed to operate in one of three transfer and/or search modes:

- *Byte-at-a-Time*: data operations are performed one byte at a time. Between each byte operation the system buses are released to the CPU. The buses are requested again for each succeeding byte operation.
- *Burst*: data operations continue until a port's Ready line to the DMA goes inactive. The DMA then stops and releases the system buses after completing its current byte operation.
- *Continuous*: data operations continue until the end of the programmed block of data is reached before the system buses are released. If a port's Ready line goes inactive before this occurs, the DMA simply pauses until the Ready line comes active again.




Figure 3. Typical Z-80 Environment




Figure 4. Basic Functions of the Z-80 DMA

Functional Description (Continued)

In all modes, once a byte of data is read into the DMA, the operation on the byte will be completed in an orderly fashion, regardless of the state of other signals (including a port's Ready line).

Due to the DMA's high-speed buffered method of reading data, operations on one byte are not completed until the next byte is read in. This means that total transfer or search block lengths must be two or more bytes, and that block lengths programmed into the DMA must be one byte less than the desired block length (count is $N-1$ where N is the block length).

Commands and Status. The Z-80 DMA has several writable control registers and readable status registers available to the CPU. Control bytes can be written to the DMA whenever the DMA is not controlling the system buses, but the act of writing a control byte to the DMA disables the DMA until it is again enabled by a specific command. Status bytes can also be read at any such time, but writing the Read Status Byte command or the Initiate Read Sequence command disables the DMA.

Control bytes to the DMA include those which effect immediate command actions such as enable, disable, reset, load starting-address buffers, continue, clear counters, clear status bits and the like. In addition, many mode-setting control bytes can be written, including mode and class of operation, port configuration, starting addresses, block length, address counting rule, match and match-mask byte, interrupt conditions, interrupt vector, status-affects-vector condition, pulse counting, auto restart, Ready-line and Wait-line rules, and read mask.

Readable status registers include a general status byte reflecting Ready-line, end-of-block, byte-match and interrupt conditions, as well as 2-byte registers for the current byte count, Port A address and Port B address.

Variable Cycle. The Z-80 DMA has the unique feature of programmable operation-cycle length. This is valuable in tailoring the DMA to the particular requirements of other system components (fast or slow) and maximizes the data-transfer rate. It also eliminates external logic for signal conditioning.

There are two aspects to the variable cycle feature. First, the entire read and write cycles (periods) associated with the source and destination ports can be independently programmed as 2, 3 or 4 T-cycles long (more if Wait cycles are used), thereby increasing or

decreasing the speed with which all DMA signals change (Figure 5).

Second, the four signals in each port specifically associated with transfers of data (I/O Request, Memory Request, Read, and Write) can each have its active trailing edge terminated one-half T-cycle early. This adds a further dimension of flexibility and speed, allowing such things as shorter-than-normal Read or Write signals that go inactive before data starts to change.

Address Generation. Two 16-bit addresses are generated by the Z-80 DMA for every transfer operation, one address for the source port and another for the destination port. Each address can be either variable or fixed. Variable addresses can increment or decrement from the programmed starting address. The fixed-address capability eliminates the need for separate enabling wires to I/O ports.

Port addresses are multiplexed onto the system address bus, depending on whether the DMA is reading the source port or writing to the destination port. Two readable address counters (2 bytes each) keep the current address of each port.

Auto Restart. The starting addresses of either port can be reloaded automatically at the end of a block. This option is selected by the Auto Restart control bit. The byte counter is cleared when the addresses are reloaded.

The Auto Restart feature relieves the CPU of software overhead for repetitive operations such as CRT refresh and many others. Moreover, when the CPU has access to the buses during byte-at-a-time or burst transfers, different starting addresses can be written into buffer registers during transfers, causing the Auto Restart to begin at a new location.

Interrupts. The Z-80 DMA can be programmed to interrupt the CPU on three conditions:

- Interrupt on Ready (before requesting bus)
- Interrupt on Match
- Interrupt on End of Block




Figure 5. Variable Cycle Length

Functional Description
(Continued)

Any of these interrupts cause an interrupt-pending status bit to be set, and each of them can optionally alter the DMA's interrupt vector. Due to the buffered constraint mentioned under "Modes of Operation," interrupts on Match at End of Block are caused by matches to the byte just prior to the last byte in the block.

The DMA shares the Z-80 Family's elaborate interrupt scheme, which provides fast interrupt service in real-time applications. In a Z-80 CPU environment, the DMA passes its internally modifiable 8-bit interrupt vector to the CPU, which adds an additional eight bits to form the memory address of the interrupt-routine table. This table contains the address of the beginning of the interrupt routine itself.

Pin Description

A₀-A₁₅. *System Address Bus* (output, 3-state). Addresses generated by the DMA are sent to both source and destination ports (main memory or I/O peripherals) on these lines.

BAI. *Bus Acknowledge In* (input, active Low). Signals that the system buses have been released for DMA control. In multiple-DMA configurations, the BAI pin of the highest priority DMA is normally connected to the Bus Acknowledge pin of the CPU. Lower-priority DMAs have their BAI connected to the BAO of a higher-priority DMA.

BAO. *Bus Acknowledge Out* (output, active Low). In a multiple-DMA configuration, this pin signals that no other higher-priority DMA has requested the system buses. BAI and BAO form a daisy chain for multiple-DMA priority resolution over bus control.

BUSREQ. *Bus Request* (bidirectional, active Low, open drain). As an output, it sends requests for control of the system address bus, data bus and control bus to the CPU. As an input, when multiple DMAs are strung together in a priority daisy chain via BAI and BAO, it senses when another DMA has requested the buses and causes this DMA to refrain from bus requesting until the other DMA is finished. Because it is a bidirectional pin, there cannot be any buffers between this DMA and any other DMA. It can, however, have a buffer between it and the CPU because it is unidirectional into the CPU. A pull-up resistor is connected to this pin.

CE/WAIT. *Chip Enable and Wait* (input, active Low). Normally this functions only as a CE line, but it can also be programmed to serve a WAIT function. As a CE line from the CPU, it becomes active when WR and IORQ are active and the I/O port address on the

In this process, CPU control is transferred directly to the interrupt routine, so that the next instruction executed after an interrupt acknowledge is the first instruction of the interrupt routine itself.

Pulse Generation. External devices can keep track of how many bytes have been transferred by using the DMA's pulse output, which provides a signal at 256-byte intervals. The interval sequence may be offset at the beginning by 1 to 255 bytes.

The Interrupt line outputs the pulse signal in a manner that prevents misinterpretation by the CPU as an interrupt request, since it only appears when the Bus Request and Bus Acknowledge lines are both active.

system address bus is the DMA's address, thereby allowing a transfer of control or command bytes from the CPU to the DMA. As a WAIT line from memory or I/O devices, after the DMA has received a bus-request acknowledgement from the CPU, it causes wait states to be inserted in the DMA's operation cycles thereby slowing the DMA to a speed that matches the memory or I/O device.

CLK. *System Clock* (input). Standard Z-80 single-phase clock at 2.5 MHz (Z-80 DMA) or 4.0 MHz (Z-80A DMA). For slower system clocks, a TTL gate with a pullup resistor may be adequate to meet the timing and voltage level specification. For higher-speed systems, use a clock driver with an active pullup to meet the V_{IH} specification and risetime requirements. In all cases there should be a resistive pullup to the power supply of 10K ohms (max) to ensure proper power when the DMA is reset.

D₀-D₇. *System Data Bus* (bidirectional, 3-state). Commands from the CPU, DMA status, and data from memory or I/O peripherals are transferred on these lines.

IEI. *Interrupt Enable In* (input, active High). This is used with IEO to form a priority daisy chain when there is more than one interrupt-driven device. A High on this line indicates that no other device of higher priority is being serviced by a CPU interrupt service routine.

IEO. *Interrupt Enable Out* (output, active High). IEO is High only if IEI is High and the CPU is not servicing an interrupt from this DMA. Thus, this signal blocks lower-priority devices from interrupting while a higher-priority device is being serviced by its CPU interrupt service routine.

Pin Description
(Continued)

INT/PULSE. *Interrupt Request* (output, active Low, open drain). This requests a CPU interrupt. The CPU acknowledges the interrupt by pulling its IORQ output Low during an M₁ cycle. It is typically connected to the INT pin of the CPU with a pullup resistor and tied to all other INT pins in the system. This pin can also be used to generate periodic pulses to an external device. It can be used this way only when the DMA is bus master (i.e., the CPU's BUSREQ and BUSACK lines are both Low and the CPU cannot see interrupts).

IORQ. *Input/Output Request* (bidirectional, active Low, 3-state). As an input, this indicates that the lower half of the address bus holds a valid I/O port address for transfer of control or status bytes from or to the CPU, respectively; this DMA is the addressed port if its CE pin and its WR or RD pins are simultaneously active. As an output, after the DMA has taken control of the system buses, it indicates that the 8-bit or 16-bit address bus holds a valid port address for another I/O device involved in a DMA transfer of data. When IORQ and M₁ are both active simultaneously, an interrupt acknowledge is indicated.

M₁. *Machine Cycle One* (input, active Low). Indicates that the current CPU machine cycle is an instruction fetch. It is used by the DMA to decode the return-from-interrupt instruction (RETI) (ED-4D) sent by the CPU. During two-byte instruction fetches, M₁ is active as each

opcode byte is fetched. An interrupt acknowledgement is indicated when both M₁ and IORQ are active.

MREQ. *Memory Request* (output, active Low, 3-state). This indicates that the address bus holds a valid address for a memory read or write operation. After the DMA has taken control of the system buses, it indicates a DMA transfer request from or to memory.

RD. *Read* (bidirectional, active Low, 3-state). As an input, this indicates that the CPU wants to read status bytes from the DMA's read registers. As an output, after the DMA has taken control of the system buses, it indicates a DMA-controlled read from a memory or I/O port address.

RDY. *Ready* (input, programmable active Low or High). This is monitored by the DMA to determine when a peripheral device associated with a DMA port is ready for a read or write operation. Depending on the mode of DMA operation (Byte, Burst or Continuous), the RDY line indirectly controls DMA activity by causing the BUSREQ line to go Low or High.

WR. *Write* (bidirectional, active Low, 3-state). As an input, this indicates that the CPU wants to write control or command bytes to the DMA write registers. As an output, after the DMA has taken control of the system buses, it indicates a DMA-controlled write to a memory or I/O port address.

Internal Structure

The internal structure of the Z-80 DMA includes driver and receiver circuitry for interfacing with an 8-bit system data bus, a 16-bit system address bus, and system control lines (Figure 6). In a Z-80 CPU environment, the DMA can be tied directly to the analogous pins on the CPU (Figure 7) with no additional buffering, except for the CE/WAIT line.

The DMA's internal data bus interfaces with the system data bus and services all internal logic and registers. Addresses generated from this logic for Ports A and B (source and destination) of the DMA's single transfer channel are multiplexed onto the system address bus.

Specialized logic circuits in the DMA are dedicated to the various functions of external bus interfacing, internal bus control, byte matching, byte counting, periodic pulse generation, CPU interrupts, bus requests, and address generation. A set of twenty-one writable control registers and seven readable status registers provides the means by which the CPU governs and monitors the activities of these logic circuits. All registers are eight bits wide, with double-byte information stored in adjacent registers. The two address counters (two bytes each) for Ports A and B are buffered by the two starting addresses.




Figure 6. Block Diagram

Internal Structure (Continued)

The 21 writable control registers are organized into seven base-register groups, most of which have multiple registers. The base registers in each writable group contain both control/command bits and pointer bits that can be set to address other registers within the group. The seven readable status registers have no analogous second-level registers.

The registers are designated as follows, according to their base-register groups:

WR0-WR6 — Write Register groups 0 through 6 (7 base registers plus 14 associated registers)

RR0-RR6 — Read Registers 0 through 6

Writing to a register within a write-register group involves first writing to the base register, with the appropriate pointer bits set, then writing to one or more of the other registers within the group. All seven of the readable status registers are accessed sequentially according to a programmable mask contained in one of the writable registers. The section entitled "Programming" explains this in more detail.

A pipelining scheme is used for reading data in. The programmed block length is the number of bytes compared to the byte counter, which increments at the end of each cycle. In searches, data byte comparisons with the match byte are made during the read cycle of the next byte. Matches are, therefore, discovered only after the next byte is read in.

In multiple-DMA configurations, interrupt-request daisy chains are prioritized by the order in which their IEI and IEO lines are connected (Zilog Application Note 03-0041-01, *The Z-80 Family Program Interrupt Structure*). The

system bus, however, may not be pre-empted. Any DMA that gains access to the system bus keeps the bus until it is finished.

Write Registers

WR0	Base register byte Port A starting address (low byte) Port A starting address (high byte) Block length (low byte) Block length (high byte)
WR1	Base register byte Port A variable-timing byte
WR2	Base register byte Port B variable-timing byte
WR3	Base register byte Mask byte Match byte
WR4	Base register byte Port B starting address (low byte) Port B starting address (high byte) Interrupt control byte Pulse control byte Interrupt vector
WR5	Base register byte
WR6	Base register byte Read mask

Read Registers

RR0	Status byte
RR1	Byte counter (low byte)
RR2	Byte counter (high byte)
RR3	Port A address counter (low byte)
RR4	Port A address counter (high byte)
RR5	Port B address counter (low byte)
RR6	Port B address counter (high byte)




Figure 7. Multiple-DMA Interconnection to the Z-80 CPU


Programming

The Z-80 DMA has two programmable fundamental states: (1) an enabled state, in which it can gain control of the system buses and direct the transfer of data between ports, and (2) a disabled state, in which it can initiate neither bus requests nor data transfers. When the DMA is powered up or reset by any means, it is automatically placed into the disabled state. Program commands can be written to it by the CPU in either state, but this automatically puts the DMA in the disabled state, which is maintained until an enable command is issued by the CPU. The CPU must program the DMA in advance of any data search or transfer by addressing it as an I/O port and sending a sequence of control bytes using an Output instruction (such as OTIR for the Z-80 CPU).

Writing. Control or command bytes are written into one or more of the Write Register groups (WR0-WR6) by first writing to the base register byte in that group. All groups have base registers and most groups have additional associated registers. The associated registers in a group are sequentially accessed by first writing a byte to the base register containing register-group identification and pointer bits (1's) to one or more of that base register's associated registers.

This is illustrated in Figure 8b. In this figure, the sequence in which associated registers within a group can be written to is shown by the vertical position of the associated registers. For example, if a byte written to the DMA contains the bits that identify WR0 (bits D0, D1 and D7), and also contains 1's in the bit positions that point to the associated "Port A Starting Address (low byte)" and "Port A Starting Address (high byte)," then the next two bytes written to the DMA will be stored in these two registers, in that order.

Reading. The Read Registers (RR0-RR6) are read by the CPU by addressing the DMA as an I/O port using an Input instruction (such as INIR for the Z-80 CPU). The readable bytes contain DMA status, byte-counter values, and port addresses since the last DMA reset. The



registers are always read in a fixed sequence beginning with RR0 and ending with RR6. However, the register read in this sequence is determined by programming the Read Mask in WR6. The sequence of reading is initialized by writing an Initiate Read Sequence or Set Read Status command to WR6. After a Reset DMA, the sequence must be initialized with the Initiate Read Sequence command or a Read Status command. The sequence of reading all registers that are not excluded by the Read Mask register must be completed before a new Initiate Read Sequence or Read Status command.

Fixed-Address Programming. A special circumstance arises when programming a destination port to have a fixed address. The load command in WR6 only loads a fixed address to a port selected as the source, not to a port selected as the destination. Therefore, a fixed destination address must be loaded by temporarily declaring it a fixed-source address and subsequently declaring the true source as such, thereby implicitly making the other a destination.

The following example illustrates the steps in this procedure, assuming that transfers are to occur from a variable-address source (Port A) to a fixed-address destination (Port B):

1. Temporarily declare Port B as source in WR0.
2. Load Port B address in WR6.
3. Declare Port A as source in WR0.
4. Load Port A address in WR6.
5. Enable DMA in WR6.

Figure 9 illustrates a program to transfer data from memory (Port A) to a peripheral device (Port B). In this example, the Port A memory starting address is 1050_H and the Port B peripheral fixed address is 05_H. Note that the data flow is 1001_H bytes—one more than specified by the block length. The table of DMA commands may be stored in consecutive memory locations and transferred to the DMA with an output instruction such as the Z-80 CPU's OTIR instruction.




Figure 8a. Read Registers

Programming (Continued)




Figure 8b. Write Registers

Comments	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	HEX
WR0 sets DMA to receive block length, Port A starting address and temporarily sets Port B as source	0	1 Block Length Upper Follows	1 Block Length Lower Follows	1 Port A Upper Address Follows	1 Port A Lower Address Follows	0 B → A Temporary for Loading B Address*	0 Transfer, No Search	1	79
Port A address (lower)	0	1	0	1	0	0	0	0	50
Port A address (upper)	0	0	0	1	0	0	0	0	10
Block length (lower)	0	0	0	0	0	0	0	0	00
Block length (upper)	0	0	0	1	0	0	0	0	10
WR1 defines Port A as memory with fixed incrementing address	0	0 No Timing Follows	0 Address Changes	1 Address Increments	0 Port is Memory	1	0	0	14
WR2 defines Port B as peripheral with fixed address	0	0 No Timing Follows	1 Fixed Address	0	1 Port is I/O	0	1	0	28
WR4 sets mode to Burst, sets DMA to expect Port B address	1	1 Burst Mode	0	0 No Interrupt Control Byte Follows	0 No Upper Address	1 Port B Lower Address Follows	0	1	C5
Port B address (lower)	0	0	0	0	0	1	0	1	05
WR5 sets Ready active High	1	0 No Auto Restart	0 No Wait States	1 RDY Active High	0	1	0	0	8A
WR6 loads Port B address and resets block counter *	1	1	0	0	1	1	1	1	CF
WR0 sets Port A as source *	0	0 No Address or Block Length Bytes	0	0	0	1 A → B	0 Transfer, No Search	1	05
WR6 loads Port A address and resets block counter	1	1	0	0	1	1	1	1	CF
WR6 enables DMA to start operation	1	0	0	0	0	1	1	1	87

NOTE The actual number of bytes transferred is one more than specified by the block length

*These entries are necessary only in the case of a fixed destination address

Figure 9. Sample DMA Program

Inactive State Timing (DMA as CPU Peripheral)

In its disabled or inactive state, the DMA is addressed by the CPU as an I/O peripheral for write and read (control and status) operations. Write timing is illustrated in Figure 10.

Reading of the DMA's status byte, byte counter or port address counters is illustrated




Figure 10. CPU-to-DMA Write Cycle

in Figure 11. These operations require less than three T-cycles. The CE, IORQ and RD lines are made active over two rising edges of CLK, and data appears on the bus approximately one T-cycle after they become active.




Figure 11. CPU-to-DMA Read Cycle

Active State Timing (DMA as Bus Controller)

Default Read and Write Cycles. By default, and after reset, the DMA's timing of read and write operations is exactly the same as the Z-80 CPU's timing of read and write cycles for memory and I/O peripherals, with one exception: during a read cycle, data is latched on the falling edge of T_2 and held on the data bus across the boundary between read and write cycles, through the end of the following write cycle.

Figure 12 illustrates the timing for memory-to-I/O port transfers and Figure 13 illustrates I/O-to-memory transfers. Memory-to-memory and I/O-to-I/O transfer timings are simply permutations of these diagrams.

The default timing uses three T-cycles for memory transactions and four T-cycles for I/O transactions, which include one automatically

inserted wait cycle between T_2 and T_3 . If the CE/WAIT line is programmed to act as a WAIT line during the DMA's active state, it is sampled on the falling edge of T_2 for memory transactions and the falling edge of T_w for I/O transactions. If CE/WAIT is Low during this time another T-cycle is added, during which the CE/WAIT line will again be sampled. The duration of transactions can thus be indefinitely extended.

Variable Cycle and Edge Timing. The Z-80 DMA's default operation-cycle length for the source (read) port and destination (write) port can be independently programmed. This variable-cycle feature allows read or write cycles consisting of two, three or four T-cycles (more if Wait cycles are inserted), thereby increasing or decreasing the speed of all signals generated by the DMA. In addition,




Figure 12. Memory-to-I/O Transfer

**Active State Timing
(DMA as Bus Controller)**
(Continued)




Figure 13. I/O-to-Memory Transfer

the trailing edges of the IORQ, MREQ, RD and WR signals can be independently terminated one-half cycle early. Figure 14 illustrates this.

In the variable-cycle mode, unlike default timing, IORQ comes active one-half cycle before MREQ. RD and WR. CE/WAIT can be used to extend only the 3 or 4 T-cycle variable memory cycles and only the 4-cycle variable I/O cycle. The CE/WAIT line is sampled at the falling edge of T₂ for 3- or 4-cycle memory cycles, and at the falling edge of T₃ for 4-cycle I/O cycles.

During transfers, data is latched on the clock edge causing the rising edge of RD and held through the end of the write cycle.




Figure 14. Variable-Cycle and Edge Timing

Bus Requests. Figure 15 illustrates the bus request and acceptance timing. The RDY line, which may be programmed active High or Low, is sampled on every rising edge of CLK. If it is found to be active, and if the bus is not in use by any other device, the following rising edge of CLK drives BUSREQ low. After receiving BUSREQ the CPU acknowledges on the BAI input either directly or through a multiple-DMA daisy chain. When a Low is detected on BAI for two consecutive rising edges of CLK, the DMA will begin transferring data on the next rising edge of CLK.




Figure 15. Bus Request and Acceptance

Bus Release Byte-at-a-Time. In Byte-at-a-Time mode, BUSREQ is brought High on the rising edge of CLK prior to the end of each read cycle (search-only) or write cycle (transfer and transfer/search) as illustrated in Figure 16. This is done regardless of the state of RDY. There is no possibility of confusion when a Z-80 CPU is used since the CPU cannot begin an operation until the following T-cycle. Most other CPUs are not bothered by this either, although note should be taken of it. The next bus request for the next byte will come after both BUSREQ and BAI have returned High.

Bus Release at End of Block. In Burst and Continuous modes, an end of block causes BUSREQ to go High usually on the same rising edge of CLK in which the DMA completes the transfer of the data block (Figure 17). The last byte in the block is transferred even if RDY goes inactive before completion of the last byte transfer.

Bus Release on Not Ready. In Burst mode, when RDY goes inactive it causes BUSREQ to go High on the next rising edge of CLK after the completion of its current byte operation (Figure 18). The action on BUSREQ is thus somewhat delayed from action on the RDY line. The DMA always completes its current byte operation in an orderly fashion before releasing the bus.

By contrast, BUSREQ is not released in Continuous mode when RDY goes inactive.




Figure 16. Bus Release (Byte-at-a-Time Mode)




Figure 18. Bus Release When Not Ready
(Burst Mode)

Instead, the DMA idles after completing the current byte operation, awaiting an active RDY again.

Bus Release on Match. If the DMA is programmed to stop on match in Burst or Continuous modes, a match causes BUSREQ to go inactive on the next DMA operation, i.e., at the end of the next read in a search or at the end of the following write in a transfer (Figure 19). Due to the pipelining scheme, matches are determined while the next DMA read or write is being performed.

The RDY line can go inactive after the matching operation begins without affecting this bus-release timing.

Interrupts. Timings for interrupt acknowledge and return from interrupt are the same as timings for these in other Z-80 peripherals. Refer to Zilog Application Note 03-0041-01 (*The Z-80 Family Program Interrupt Structure*).

Interrupt on RDY (interrupt before requesting bus) does not directly affect the BUSREQ line. Instead, the interrupt service routine must handle this by issuing the following commands to WR6:

1. Enable after Return From Interrupt (RETI)
Command — Hex B7
2. Enable DMA — Hex 87
3. An RETI instruction that resets the Interrupt Under Service latch in the Z-80 DMA.




Figure 17. Bus Release at End of Block
(Burst and Continuous Modes)





Figure 19. Bus Release on Match
(Burst and Continuous Modes)

Absolute Maximum Ratings	Operating Ambient Temperature Under Bias . . . As Specified Under Ordering Information.	Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
	Storage Temperature . . . -65°C to +150°C	
	Voltage On Any Pin with Respect to Ground . . . -0.3 V to +7.0 V	
	Power Dissipation . . . 1.5 W	

Test Conditions	The characteristics below apply for the following test conditions, unless otherwise noted. All voltages are referenced to GND (0 V). Positive current flows into the referenced pin. Available operating temperature ranges are:	All ac parameters assume a load capacitance of 100 pF max. Timing references between two output signals assume a load difference of 50 pF max.
------------------------	--	--

- S* = 0°C to +70°C,
+4.75 V ≤ V_{CC} ≤ +5.25 V
- E* = -40°C to +85°C,
+4.75 V ≤ V_{CC} ≤ +5.25 V
- M* = -55°C to +125°C,
+4.5 V ≤ V_{CC} ≤ +5.5 V

*See Ordering Information section for package temperature range and product number



DC Characteristics	Symbol	Parameter	Min	Max	Unit	Test Condition
	V _{ILC}	Clock Input Low Voltage	-0.3	0.45	V	
	V _{IHC}	Clock Input High Voltage	V _{CC} - 6	5.5	V	
	V _{IL}	Input Low Voltage	-0.3	0.8	V	
	V _{IH}	Input High Voltage	2.0	5.5	V	
	V _{OL}	Output Low Voltage	0.4	V		I _{OL} = 3.2mA for BUSREQ I _{OL} = 2.0 mA for all others
	V _{OH}	Output High Voltage	2.4		V	I _{OH} = 250 μA
	I _{CC}	Power Supply Current Z-80 DMA Z-80A DMA	150 200		mA	
	I _{LI}	Input Leakage Current	10		μA	V _{IN} = 0 to V _{CC}
	I _{LO}	3-State Output Leakage Current in Float	± 10		μA	V _{OUT} = 0.4 V to V _{CC}
	I _{LD}	Data Bus Leakage Current in Input Mode	± 10		μA	0 ≤ V _{IN} ≤ V _{CC}

V_{CC} = 5 V ± 5% unless otherwise specified, over specified temperature range.

Capacitance	Symbol	Parameter	Min	Max	Unit	Test Condition
	C	Clock Capacitance	35	pF		Unmeasured Pins
	C _{IN}	Input Capacitance	5	pF		Returned to Ground
	C _{OUT}	Output Capacitance	10	pF		

Over specified temperature range, f = 1 MHz


Inactive State AC Character- istics	Number	Symbol	Parameter	Z-80 DMA		Z-80A DMA		Unit
				Min	Max	Min	Max	
	1	TcC	Clock Cycle Time	400	4000	250	4000	ns
	2	TwCh	Clock Width (High)	170	2000	110	2000	ns
	3	TwCl	Clock Width (Low)	170	2000	110	2000	ns
	4	TrC	Clock Rise Time		30		30	ns
	5	TfC	Clock Fall Time		30		30	ns
	6	Th	Hold Time for Any Specified Setup Time	0	0			ns
	7	TsC(Cr)	\overline{IORQ} , WR, CE ↓ to Clock ↑ Setup	280		145		ns
	8	TdDO(RDf)	\overline{RD} ↓ to Data Output Delay		500		380	ns
	9	TsWM(Cr)	Data In to Clock ↑ Setup (\overline{WR} or $\overline{M1}$)	50		50		ns
	10	TdCf(DO)	\overline{IORQ} ↓ to Data Out Delay (INTA Cycle)		340		160	ns
	11	TdRD(Dz)	\overline{RD} ↓ to Data Float Delay (output buffer disable)		160		110	ns
	12	TsIEI(IORQ)	IEI↓ to \overline{IORQ} ↓ Setup (INTA Cycle)	140		140		ns
	13	TdIEOr(IEIr)	IEI ↑ to IEO ↑ Delay		210		160	ns
	14	TdIEOf(IEIf)	IEI ↓ to IEO ↓ Delay		190		130	ns
	15	TdM1(IEO)	$\overline{M1}$ ↓ to IEO ↓ Delay (interrupt just prior to $\overline{M1}$ ↑)		300		190	ns
	16	TsM1f(Cr)	$\overline{M1}$ ↓ to Clock ↑ Setup	210		90		ns
	17	TsM1r(Cl)	$\overline{M1}$ ↑ to Clock ↓ Setup	20		-10		ns
	18	TsRD(Cr)	\overline{RD} ↓ to Clock ↑ Setup ($\overline{M1}$ Cycle)	240		115		ns
	19	TdI(INT)	Interrupt Cause to \overline{INT} ↓ Delay (\overline{INT} generated only when DMA is inactive)		500		500	ns
	20	TdBAIr(BAO _I)	\overline{BAI} ↑ to \overline{BAO} ↓ Delay	200		150		ns
	21	TdBAIf(BAO _f)	\overline{BAI} ↓ to \overline{BAO} ↓ Delay	200		150		ns
	22	TsRDY(Cr)	RDY Active to Clock ↑ Setup	150		100		ns

NOTE

1 Negative minimum setup values mean that the first-mentioned event can come after the second-mentioned event.

**Inactive
State
AC
Character-
istics**
(Continued)

"1" "0"
CLOCK 4.2 V 0.8 V
OUTPUT 20 V 0.8 V
INPUT 20 V 0.8 V



NOTE


Signals in this diagram bear no relation to one another unless specifically noted as a numbered item

Active State AC Character- istics	Number	Symbol	Parameter	Z-80 DMA		Z-80A DMA	
				Min(ns)	Max(ns)	Min(ns)	Max(ns)
	1	TcC	Clock Cycle Time	400		250	
	2	TwCh	Clock Width (High)	180	2000	110	2000
	3	TwCl	Clock Width (Low)	180	2000	110	2000
	4	TrC	Clock Rise Time		30		30
	5	TfC	Clock Fall Time		30		30
	6	TdA	Address Output Delay		145		110
	7	TdC(Az)	Clock ↓ to Address Float Delay		110		90
	8	TsA(MREQ)	Address to $\overline{\text{MREQ}} \downarrow$ Setup (Memory Cycle)	(2) + (5)-75		(2) + (5)-75	
	9	TsA(IRW)	Address Stable to $\overline{\text{IORQ}}$, $\overline{\text{RD}}$, $\overline{\text{WR}} \downarrow$ Setup (I/O Cycle)	(1)-80		(1)-70	
*10	TdRW(A)	$\overline{\text{RD}}$, $\overline{\text{WR}} \downarrow$ to Addr. Stable Delay	(3) + (4)-40		(3) + (4)-50		
*11	TdRW(Az)	$\overline{\text{RD}}$, $\overline{\text{WR}} \downarrow$ to Addr. Float	(3) + (4)-60		(3) + (4)-45		
12	TdCf(DO)	Clock ↓ to Data Out Delay		230		150	
*13	TdCr(Dz)	Clock ↓ to Data Float Delay (Write Cycle)		90		90	
14	TsDl(Cr)	Data In to Clock ↓ Setup (Read cycle when rising edge ends read)	50		35		
15	TsDl(Cf)	Data In to Clock ↓ Setup (Read cycle when falling edge ends read)	60		50		
*16	TsDO(WfM)	Data Out to $\overline{\text{WR}} \downarrow$ Setup (Memory Cycle)	(1)-210		(1)-170		
17	TsDO(WfI)	Data Out to $\overline{\text{WR}} \downarrow$ Setup (I/O cycle)	100		100		
*18	TdWr(DO)	$\overline{\text{WR}} \downarrow$ to Data Out Delay	(3) + (4)-80		(3) + (4)-70		
19	Th	Hold Time for Any Specified Setup Time	0		0		
20	TdCr(Mf)	Clock ↓ to $\overline{\text{MREQ}} \downarrow$ Delay		100		85	
21	TdCf(Mf)	Clock ↓ to $\overline{\text{MREQ}} \downarrow$ Delay		100		85	
22	TdCr(Mr)	Clock ↓ to $\overline{\text{MREQ}} \downarrow$ Delay		100		85	
23	TdCf(Mr)	Clock ↓ to $\overline{\text{MREQ}} \downarrow$ Delay		100		85	
24	TwM1	$\overline{\text{MREQ}}$ Low Pulse Width	(1)-40		(1)-30		
*25	TwMh	$\overline{\text{MREQ}}$ High Pulse Width	(2) + (5)-30		(2) + (5)-20		
26	TdCf(If)	Clock ↓ to $\overline{\text{IORQ}} \downarrow$ Delay		110		85	
27	TdCr(If)	Clock ↓ to $\overline{\text{IORQ}} \downarrow$ Delay		90		75	
28	TdCr(Ir)	Clock ↓ to $\overline{\text{IORQ}} \downarrow$ Delay		100		85	
*29	TdCf(Ir)	Clock ↓ to $\overline{\text{IORQ}} \downarrow$ Delay		110		85	
30	TdCr(Rf)	Clock ↓ to $\overline{\text{RD}} \downarrow$ Delay		100		85	
31	TdCf(Rf)	Clock ↓ to $\overline{\text{RD}} \downarrow$ Delay		130		95	
32	TdCr(Rr)	Clock ↓ to $\overline{\text{RD}} \downarrow$ Delay		100		85	
33	TdCf(Rr)	Clock ↓ to $\overline{\text{RD}} \downarrow$ Delay		110		85	
34	TdCr(Wf)	Clock ↓ to $\overline{\text{WR}} \downarrow$ Delay		80		65	
35	TdCf(Wf)	Clock ↓ to $\overline{\text{WR}} \downarrow$ Delay		90		80	
36	TdCr(Wr)	Clock ↓ to $\overline{\text{WR}} \downarrow$ Delay		100		80	
37	TdCf(Wr)	Clock ↓ to $\overline{\text{WR}} \downarrow$ Delay		100		80	
38	TwW1	$\overline{\text{WR}}$ Low Pulse Width	(1)-40		(1)-30		
39	TsWA(Cf)	$\overline{\text{WAIT}}$ to Clock ↓ Setup	70		70		
40	TdCr(B)	Clock ↓ to $\overline{\text{BUSREQ}}$ Delay		150		100	
41	TdCr(Iz)	Clock ↓ to $\overline{\text{IORQ}}$, $\overline{\text{MREQ}}$, $\overline{\text{RD}}$, $\overline{\text{WR}}$ Float Delay		100		80	

NOTES.

1. Numbers in parentheses are other parameter-numbers in this table; their values should be substituted in equations.
2. All equations imply DMA default (standard) timing
3. Data must be enabled onto data bus when RD is active.
4. Asterisk (*) before parameter number means the parameter is not illustrated in the AC Timing Diagrams

**Active
State
AC
Character-
istics
(Continued)**



NOTE:

Signals in this diagram bear no relation to one another unless specifically noted as a numbered item

Ordering Information	Product Number	Package/ Temp	Speed	Description	Product Number	Package/ Temp	Speed	Description
	Z8410	CE	2.5 MHz	Z80 DMA (40-pin)	Z8410	PE	2.5 MHz	Z80 DMA (40-pin)
	Z8410	CM	2.5 MHz	Same as above	Z8410	PS	2.5 MHz	Same as above
	Z8410	CS	2.5 MHz	Same as above	Z8410A	CS	4.0 MHz	Z80A DMA (40-pin)
	Z8410	DE	2.5 MHz	Same as above	Z8410A	DS	4.0 MHz	Same as above
	Z8410	DS	2.5 MHz	Same as above	Z8410A	PS	4.0 MHz	Same as above

*NOTES C = Ceramic, D = Cerdip, P = Plastic, E = -40°C to +85°C, M = -55°C to +125°C, S = 0°C to +70°C

Z8420

Z80® PIO Parallel Input/Output Controller

Zilog

Product Specification

September 1983

Features

- Provides a direct interface between Z-80 microcomputer systems and peripheral devices.
- Both ports have interrupt-driven handshake for fast response.
- Four programmable operating modes: byte input, byte output, byte input/output (Port A only), and bit input/output.

- Programmable interrupts on peripheral status conditions.
- Standard Z-80 Family bus-request and prioritized interrupt-request daisy chains implemented without external logic.
- The eight Port B outputs can drive Darlington transistors (1.5 mA at 1.5 V).

General Description

The Z-80 PIO Parallel I/O Circuit is a programmable, dual-port device that provides a TTL-compatible interface between peripheral devices and the Z-80 CPU. The CPU configures the Z-80 PIO to interface with a wide range of peripheral devices with no other external logic. Typical peripheral devices that are compatible with the Z-80 PIO include most keyboards, paper tape readers and punches, printers, PROM programmers, etc.

One characteristic of the Z-80 peripheral controllers that separates them from other interface controllers is that all data transfer between the peripheral device and the CPU is

accomplished under interrupt control. Thus, the interrupt logic of the PIO permits full use of the efficient interrupt capabilities of the Z-80 CPU during I/O transfers. All logic necessary to implement a fully nested interrupt structure is included in the PIO.

Another feature of the PIO is the ability to interrupt the CPU upon occurrence of specified status conditions in the peripheral device. For example, the PIO can be programmed to interrupt if any specified peripheral alarm conditions should occur. This interrupt capability reduces the time the processor must spend in polling peripheral status.




Figure 1. Pin Functions




Figure 2. Pin Assignments

General Description (Continued)

The Z-80 PIO interfaces to peripherals via two independent general-purpose I/O ports, designated Port A and Port B. Each port has eight data bits and two handshake signals, Ready and Strobe, which control data transfer. The Ready output indicates to the peripheral that the port is ready for a data transfer. Strobe is an input from the peripheral that indicates when a data transfer has occurred.

Operating Modes. The Z-80 PIO ports can be programmed to operate in four modes: byte output (Mode 0), byte input (Mode 1), byte input/output (Mode 2) and bit input/output (Mode 3).

In Mode 0, either Port A or Port B can be programmed to output data. Both ports have output registers that are individually addressed by the CPU; data can be written to either port at any time. When data is written to a port, an active Ready output indicates to the external device that data is available at the associated port and is ready for transfer to the external device. After the data transfer, the external device responds with an active Strobe input, which generates an interrupt, if enabled.

In Mode 1, either Port A or Port B can be configured in the input mode. Each port has an input register addressed by the CPU. When the CPU reads data from a port, the PIO sets the Ready signal, which is detected by the external device. The external device then places data on the I/O lines and strobes the I/O port, which latches the data into the Port Input Register, resets Ready, and triggers the Interrupt Request, if enabled. The CPU can read the input data at any time, which again sets Ready.

Mode 2 is bidirectional and uses Port A, plus the interrupts and handshake signals from both ports. Port B must be set to Mode 3 and masked off. In operation, Port A is used for both data input and output. Output operation is similar to Mode 0 except that data is allowed out onto the Port A bus only when ASTB is Low. For input, operation is similar to Mode 1, except that the data input uses the Port B handshake signals and the Port B interrupt (if enabled).

Both ports can be used in Mode 3. In this mode, the individual bits are defined as either input or output bits. This provides up to eight separate, individually defined bits for each port. During operation, Ready and Strobe are

not used. Instead, an interrupt is generated if the condition of one input changes, or if all inputs change. The requirements for generating an interrupt are defined during the programming operation; the active level is specified as either High or Low, and the logic condition is specified as either one input active (OR) or all inputs active (AND). For example, if the port is programmed for active Low inputs and the logic function is AND, then all inputs at the specified port must go Low to generate an interrupt.

Data outputs are controlled by the CPU and can be written or changed at any time.

- Individual bits can be masked off.
- The handshake signals are not used in Mode 3; Ready is held Low, and Strobe is disabled.
- When using the Z-80 PIO interrupts, the Z-80 CPU interrupt mode must be set to Mode 2.




Figure 3. PIO in a Typical Z80 Family Environment

Internal Structure

The internal structure of the Z-80 PIO consists of a Z-80 CPU bus interface, internal control logic, Port A I/O logic, Port B I/O logic, and interrupt control logic (Figure 4). The CPU bus interface logic allows the Z-80 PIO to interface directly to the Z-80 CPU with no other external logic. The internal control logic synchronizes the CPU data bus to the peripheral device interfaces (Port A and Port B). The two I/O ports (A and B) are virtually identical and are used to interface directly to peripheral devices.

Port Logic. Each port contains separate input and output registers, handshake control logic, and the control registers shown in Figure 5. All data transfers between the peripheral unit and the CPU use the data input and output registers. The handshake logic associated with each port controls the data transfers through the input and the output registers. The mode control register (two bits) selects one of the four programmable operating modes.

The control mode (Mode 3) uses the remaining registers. The input/output control register specifies which of the eight data bits in the port are to be outputs and enables these bits; the remaining bits are inputs. The mask register and the mask control register control Mode 3 interrupt conditions. The mask register specifies which of the bits in the port are active and which are masked or inactive.

The mask control register specifies two conditions: first, whether the active state of the input bits is High or Low, and second, whether an interrupt is generated when any one unmasked input bit is active (OR condition) or if the interrupt is generated when all unmasked input bits are active (AND condition).

Interrupt Control Logic. The interrupt control logic section handles all CPU interrupt protocol for nested-priority interrupt structures. Any device's physical location in a daisy-chain configuration determines its priority. Two lines (IEI and IEO) are provided in each PIO to form this daisy chain. The device closest to the CPU has the highest priority. Within a PIO, Port A interrupts have higher priority than those of Port B. In the byte input, byte output, or bidirectional modes, an interrupt can be generated whenever the peripheral requests a new byte transfer. In the bit control mode, an interrupt can be generated when the peripheral status matches a programmed value. The PIO provides for complete control of nested interrupts. That is, lower priority devices may not interrupt higher priority devices that have not had their interrupt service routines completed by the CPU. Higher priority devices may interrupt the servicing of lower priority devices.




Figure 4. Block Diagram

If the CPU (in interrupt Mode 2) accepts an interrupt, the interrupting device must provide an 8-bit interrupt vector for the CPU. This vector forms a pointer to a location in memory where the address of the interrupt service routine is located. The 8-bit vector from the interrupting device forms the least significant eight bits of the indirect pointer while the I Register in the CPU provides the most significant eight bits of the pointer. Each port (A and B) has an independent interrupt vector. The least significant bit of the vector is automatically set to 0 within the PIO because the pointer must point to two adjacent memory locations for a complete 16-bit address.


Unlike the other Z-80 peripherals, the PIO does not enable interrupts immediately after programming. It waits until $\overline{M1}$ goes Low (e.g., during an opcode fetch). This condition is unimportant in the Z-80 environment but might not be if another type of CPU is used.

The PIO decodes the RETI (Return From

Interrupt) instruction directly from the CPU data bus so that each PIO in the system knows at all times whether it is being serviced by the CPU interrupt service routine. No other communication with the CPU is required.

CPU Bus I/O Logic. The CPU bus interface logic interfaces the Z-80 PIO directly to the Z-80 CPU, so no external logic is necessary. For large systems, however, address decoders and/or buffers may be necessary.

Internal Control Logic. This logic receives the control words for each port during programming and, in turn, controls the operating functions of the Z-80 PIO. The control logic synchronizes the port operations, controls the port mode, port addressing, selects the read/write function, and issues appropriate commands to the ports and the interrupt logic. The Z-80 PIO does not receive a write input from the CPU; instead, the \overline{RD} , \overline{CE} , C/D and \overline{IORQ} signals generate the write input internally.



*Used in the bit mode only to allow generation of an interrupt if the peripheral I/O pins go to the specified state.

Figure 5. Typical Port I/O Block Diagram

Programming Mode 0, 1, or 2. (*Byte Input, Output, or Bidirectional*). Programming a port for Mode 0, 1, or 2 requires two words per port. These words are:

A Mode Control Word. Selects the port operating mode (Figure 6). This word may be written any time.

An Interrupt Vector. The Z-80 PIO is designed for use with the Z-80 CPU in interrupt Mode 2 (Figure 7). When interrupts are enabled, the PIO must provide an interrupt vector.

Mode 3. (*Bit Input/Output*). Programming a port for Mode 3 operation requires a control word, a vector (if interrupts are enabled), and three additional words, described as follows:

I/O Register Control. When Mode 3 is selected, the mode control word must be followed by another control word that sets the I/O control register, which in turn defines which port lines are inputs and which are outputs (Figure 8).

Interrupt Control Word. In Mode 3, handshake is not used. Interrupts are generated as a logic function of the input signal levels. The interrupt control word sets the logic conditions and the logic levels required for generating an interrupt. Two logic conditions or functions are available: AND (if all input bits change to the active level, an interrupt is triggered), and OR (if any one of the input bits changes to the active level, an interrupt is triggered). Bit D₆ sets the logic function, as shown in Figure 9. The active level of the input bits can be set either High or Low. The active level is controlled by Bit D₅.

Mask Control Word. This word sets the mask control register, allowing any unused bits to be masked off. If any bits are to be masked, then D₄ must be set. When D₄ is set, the next word written to the port must be a mask control word (Figure 10).

Interrupt Disable. There is one other control word which can be used to enable or disable a port interrupt. It can be used without changing the rest of the interrupt control word (Figure 11).





Figure 6. Mode Control Word



*NOTE THE PORT IS NOT ENABLED UNTIL
THE INTERRUPT ENABLE IS FOLLOWED
BY AN ACTIVE M1

Figure 9. Interrupt Control Word




Figure 7. Interrupt Vector Word




Figure 10. Mask Control Word




Figure 8. I/O Register Control Word




Figure 11. Interrupt Disable Word

Pin Description	A₀-A₇. Port A Bus (bidirectional, 3-state). This 8-bit bus transfers data, status, or control information between Port A of the PIO and a peripheral device. A ₀ is the least significant bit of the Port A data bus.	C/D. Control Or Data Select (input, High = C). This pin defines the type of data transfer to be performed between the CPU and the PIO. A High on this pin during a CPU write to the PIO causes the Z-80 data bus to be interpreted as a <i>command</i> for the port selected by the B/A Select line. A Low on this pin means that the Z-80 data bus is being used to transfer data between the CPU and the PIO. Often address bit A ₁ from the CPU is used for this function.
	ARDY. Register A Ready (output, active High). The meaning of this signal depends on the mode of operation selected for Port A as follows:	CE. Chip Enable (input, active Low). A Low on this pin enables the PIO to accept command or data inputs from the CPU during a write cycle or to transmit data to the CPU during a read cycle. This signal is generally decoded from four I/O port numbers for Ports A and B, data, and control.
	Output Mode. This signal goes active to indicate that the Port A output register has been loaded and the peripheral data bus is stable and ready for transfer to the peripheral device.	CLK. System Clock (input). The Z-80 PIO uses the standard single-phase Z-80 system clock.
	Input Mode. This signal is active when the Port A input register is empty and ready to accept data from the peripheral device.	D₀-D₇. Z-80 CPU Data Bus (bidirectional, 3-state). This bus is used to transfer all data and commands between the Z-80 CPU and the Z-80 PIO. D ₀ is the least significant bit.
	BSTB. Port A Strobe Pulse From Peripheral Device (input, active Low).	IEI. Interrupt Enable In (input, active High). This signal is used to form a priority-interrupt daisy chain when more than one interrupt-driven device is being used. A High level on this pin indicates that no other devices of higher priority are being serviced by a CPU interrupt service routine.
	The meaning of this signal depends on the mode of operation selected for Port A as follows:	IEO. Interrupt Enable Out (output, active High). The IEO signal is the other signal required to form a daisy chain priority scheme. It is High only if IEI is High and the CPU is not servicing an interrupt from this PIO. Thus this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its CPU interrupt service routine.
	Output Mode. The positive edge of this strobe is issued by the peripheral to acknowledge the receipt of data made available by the PIO.	INT. Interrupt Request (output, open drain, active Low). When INT is active the Z-80 PIO is requesting an interrupt from the Z-80 CPU.
	Input Mode. The strobe is issued by the peripheral to load data from the peripheral into the Port A input register.	IORQ. Input/Output Request (input from Z-80 CPU, active Low). IORQ is used in conjunction with B/A, C/D, CE, and RD to transfer commands and data between the Z-80 CPU and the Z-80 PIO.
	Data is loaded into the PIO when this signal is active.	When C/D is High, the port addressed by B/A transfers data to the CPU (a read operation). Conversely, when C/D is Low, the port addressed by B/A transfers data from the CPU (a write operation). When C/D is High and IORQ is active, the port addressed by B/A transfers data to the CPU (a read operation). Conversely, when C/D is Low and IORQ is active, the port addressed by B/A transfers data from the CPU (a write operation).
	Bidirectional Mode. When this signal is active, data from the Port A output register is gated onto the Port A bidirectional data bus. The positive edge of the strobe acknowledges the receipt of the data.	When C/D is High and IORQ is active, the port addressed by B/A transfers data to the CPU (a read operation). Conversely, when C/D is Low and IORQ is active, the port addressed by B/A transfers data from the CPU (a write operation).
	Control Mode. The strobe is inhibited internally.	When C/D is High and IORQ is active, the port addressed by B/A transfers data to the CPU (a read operation). Conversely, when C/D is Low and IORQ is active, the port addressed by B/A transfers data from the CPU (a write operation).
	B₀-B₇. Port B Bus (bidirectional, 3-state). This 8-bit bus transfers data, status, or control information between Port B and a peripheral device. The Port B data bus can supply 1.5 mA at 1.5 V to drive Darlington transistors.	When C/D is High and IORQ is active, the port addressed by B/A transfers data to the CPU (a read operation). Conversely, when C/D is Low and IORQ is active, the port addressed by B/A transfers data from the CPU (a write operation).
	B ₀ is the least significant bit of the bus.	When C/D is High and IORQ is active, the port addressed by B/A transfers data to the CPU (a read operation). Conversely, when C/D is Low and IORQ is active, the port addressed by B/A transfers data from the CPU (a write operation).
	B/A. Port B Or A Select (input, High = B). This pin defines which port is accessed during a data transfer between the CPU and the PIO. A Low on this pin selects Port A; a High selects Port B. Often address bit A ₀ from the CPU is used for this selection function.	When C/D is High and IORQ is active, the port addressed by B/A transfers data to the CPU (a read operation). Conversely, when C/D is Low and IORQ is active, the port addressed by B/A transfers data from the CPU (a write operation).
	BRDY. Register B Ready (output, active High). This signal is similar to ARDY, except that in the Port A bidirectional mode this signal is High when the Port A input register is empty and ready to accept data from the peripheral device.	When C/D is High and IORQ is active, the port addressed by B/A transfers data to the CPU (a read operation). Conversely, when C/D is Low and IORQ is active, the port addressed by B/A transfers data from the CPU (a write operation).
	BSTB. Port B Strobe Pulse From Peripheral Device (input, active Low). This signal is similar to BSTB, except that in the Port A bidirectional mode this signal strobes data from the peripheral device into the Port A input register.	When C/D is High and IORQ is active, the port addressed by B/A transfers data to the CPU (a read operation). Conversely, when C/D is Low and IORQ is active, the port addressed by B/A transfers data from the CPU (a write operation).

Pin Description
(Continued)

M₁. *Machine Cycle* (input from CPU, active Low). This signal is used as a sync pulse to control several internal PIO operations. When both the \overline{M}_1 and \overline{RD} signals are active, the Z-80 CPU is fetching an instruction from memory. Conversely, when both \overline{M}_1 and \overline{IORQ} are active, the CPU is acknowledging an interrupt. In addition, \overline{M}_1 has two other functions within the Z-80 PIO: it synchronizes

the PIO interrupt logic; when \overline{M}_1 occurs without an active RD or \overline{IORQ} signal, the PIO is reset.

RD. *Read Cycle Status* (input from Z-80 CPU, active Low). If \overline{RD} is active, or an I/O operation is in progress, \overline{RD} is used with B/\overline{A} , C/\overline{D} , \overline{CE} , and \overline{IORQ} to transfer data from the Z-80 PIO to the Z-80 CPU.

Timing

The following timing diagrams show typical timing in a Z-80 CPU environment. For more precise specifications refer to the composite ac timing diagram.

Write Cycle. Figure 12 illustrates the timing for programming the Z-80 PIO or for writing data to one of its ports. No Wait states are allowed for writing to the PIO other than the automatically inserted T_{WA}. The PIO does not receive a specific write signal; it internally generates its own from the lack of an active RD signal.




Figure 12. Write Cycle Timing

Read Cycle. Figure 13 illustrates the timing for reading the data input from an external device to one of the Z-80 PIO ports. No Wait states are allowed for reading the PIO other than the automatically inserted T_{WA}.

Output Mode (Mode 0). An output cycle (Figure 14) is always started by the execution of an output instruction by the CPU. The \overline{WR}^* pulse from the CPU latches the data from the CPU data bus into the selected port's output register. The \overline{WR}^* pulse sets the Ready flag after a Low-going edge of CLK, indicating data is available. Ready stays active until the positive edge of the strobe line is received, indicating that data was taken by the peripheral. The positive edge of the strobe pulse generates an INT if the interrupt enable flip-flop has been set and if this device has the highest priority.




Figure 13. Read Cycle Timing




Figure 14. Mode 0 Output Timing

Input Mode (Mode 1). When STROBE goes Low, data is loaded into the selected port input register (Figure 15). The next rising edge of strobe activates INT, if Interrupt Enable is set and this is the highest-priority requesting device. The following falling edge of CLK resets Ready to an inactive state, indicating

that the input register is full and cannot accept any more data until the CPU completes a read. When a read is complete, the positive edge of RD sets Ready at the next Low-going transition of CLK. At this time new data can be loaded into the PIO.




Figure 15. Mode 1 Input Timing

Bidirectional Mode (Mode 2). This is a combination of Modes 0 and 1 using all four handshake lines and the eight Port A I/O lines (Figure 16). Port B must be set to the bit mode and its inputs must be masked. The Port A handshake lines are used for output control and the Port B lines are used for input control.

If interrupts occur, Port A's vector will be used during port output and Port B's will be used during port input. Data is allowed out onto the Port A bus only when ASTB is Low. The rising edge of this strobe can be used to latch the data into the peripheral.




Figure 16. Mode 2 Bidirectional Timing

Timing (Continued)

Bit Mode (Mode 3). The bit mode does not utilize the handshake signals, and a normal port write or port read can be executed at any time. When writing, the data is latched into the output registers with the same timing as the output mode (Figure 17).

When reading the PIO, the data returned to the CPU is composed of output register data from those port data lines assigned as outputs and input register data from those port data

lines assigned as inputs. The input register contains data that was present immediately prior to the falling edge of RD. An interrupt is generated if interrupts from the port are enabled and the data on the port data lines satisfy the logical equation defined by the 8-bit mask and 2-bit mask control registers. However, if Port A is programmed in bidirectional mode, Port B does not issue an interrupt in bit mode and must therefore be polled.




Figure 17. Mode 3 Bit Mode Timing

Interrupt Acknowledge Timing. During \bar{M}_1 time, peripheral controllers are inhibited from changing their interrupt enable status, permitting the Interrupt Enable signal to ripple through the daisy chain. The peripheral with IEI High and IEO Low during INTACK places a preprogrammed 8-bit interrupt vector on the data bus at this time (Figure 18). IEO is held Low until a Return From Interrupt (RETI) instruction is executed by the CPU while IEI is High. The 2-byte RETI instruction is decoded internally by the PIO for this purpose.




Figure 18. Interrupt Acknowledge Timing

Return From Interrupt Cycle. If a Z-80 peripheral has no interrupt pending and is not under service, then its IEO = IEI. If it has an interrupt under service (i.e., it has already interrupted and received an interrupt acknowledge) then its IEO is always Low, inhibiting lower priority devices from interrupting. If it has an interrupt pending which has not yet been acknowledged, IEO is Low unless an "ED" is decoded as the first byte of a 2-byte opcode (Figure 19). In this case, IEO goes High until the next opcode byte is decoded, whereupon it goes Low again. If the second byte of the opcode was a "4D," then the opcode was an RETI instruction.

After an "ED" opcode is decoded, only the peripheral device which has interrupted and is currently under service has its IEI High and its

IEO Low. This device is the highest-priority device in the daisy chain that has received an interrupt acknowledge. All other peripherals have IEI = IEO. If the next opcode byte decoded is "4D," this peripheral device resets its "interrupt under service" condition.





Figure 19. Return From Interrupt

**AC
Charac-
teristics**



Number	Symbol	Parameter	Z-80 PIO		Z-80A PIO		Z-80B PIO ^[9]		Comment
			Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)	
1	TcC	Clock Cycle Time	400	[1]	250	[1]	165	[1]	
2	TwCh	Clock Width (High)	170	2000	105	2000	65	2000	
3	TwCl	Clock Width (Low)	170	2000	105	2000	65	2000	
4	TfC	Clock Fall Time		30		30		20	
5	TrC	Clock Rise Time		30		30		20	
6	TsCS(RI)	\overline{CE} , $\overline{B/A}$, $\overline{C/D}$ to \overline{RD} , $\overline{IORQ} \downarrow$ Setup Time	50		50		50		[6]
7	Th	Any Hold Times for Specified Setup Time	0		0		0	0	
8	TsRI(C)	\overline{RD} , \overline{IORQ} to Clock \uparrow Setup Time	115		115		70		
9	TdRI(DO)	\overline{RD} , $\overline{IORQ} \downarrow$ to Data Out Delay	430		380		300		[2]
10	TdRI(DOs)	\overline{RD} , $\overline{IORQ} \downarrow$ to Data Out Float Delay		160		110		70	
11	TsDI(C)	Data In to Clock \uparrow Setup Time	50		50		40		CL = 50 pF
12	TdIO(DOI)	$\overline{IORQ} \downarrow$ to Data Out Delay (INTACK Cycle)		340		160		120	[3]
13	TsM1(Cr)	$\overline{M1} \downarrow$ to Clock \uparrow Setup Time	210		90		70		
14	TsM1(Cf)	$\overline{M1} \downarrow$ to Clock \downarrow Setup Time ($\overline{M1}$ Cycle)	0		0		0		[8]
15	TdM1(IEO)	$\overline{M1} \downarrow$ to IEO \downarrow Delay (Interrupt Immediately Preceding $\overline{M1} \downarrow$)	300		190		100		[5, 7]
16	TsIEI(IO)	IEI to $\overline{IORQ} \downarrow$ Setup Time (INTACK Cycle)	140		140		100		[7]
17	TdIEI(IEOf)	IEI \downarrow to IEO \downarrow Delay	190		130		120		[5]
									CL = 50 pF
18	TdIEI(IEOr)	IEI \uparrow to IEO \uparrow Delay (after ED Decode)		210		160		160	[5]
19	TcIO(C)	$\overline{IORQ} \uparrow$ to Clock \downarrow Setup Time (To Activate READY on Next Clock Cycle)	220		200		170		
20	TdC(RDYr)	Clock \downarrow to READY \uparrow Delay	200		190		170		[5]
									CL = 50 pF
21	TdC(RDYf)	Clock \downarrow to READY \downarrow Delay		150		140		120	[5]
22	TwSTB	STROBE Pulse Width	150		150		120		[4]
23	TsSTB(C)	STROBE \uparrow to Clock \downarrow Setup Time (To Activate READY on Next Clock Cycle)	220		220		150		[5]
24	TdIO(PD)	$\overline{IORQ} \uparrow$ to PORT DATA Stable Delay (Mode 0)		200		180		160	[5]
25	TsPD(STB)	PORT DATA to STROBE \uparrow Setup Time (Mode 1)	260		230		190		
26	TdSTB(PD)	STROBE \downarrow to PORT DATA Stable (Mode 2)	230		210		180		[5]
27	TdSTB(PDr)	STROBE \downarrow to PORT DATA Float Delay (Mode 2)	200		180		160		CL = 50 pF
28	TdPD(INT)	PORT DATA Match to INT \downarrow Delay (Mode 3)		540		490		430	
29	TdSTB(INT)	STROBE \uparrow to INT \downarrow Delay	490		440		350		

NOTES:

- [1] TcC = TwCh + TwCl + TrC + TfC
- [2] Increase TdRI(DO) by 10 ns for each 50 pF increase in load up to 200 pF max.
- [3] Increase TdIO(DOI) by 10 ns for each 50 pF, increase in loading up to 200 pF max.
- [4] For Mode 2: TwSTB > TsPD(STB)
- [5] Increase these values by 2 ns for each 10 pF increase in loading up to 100 pF max.


- [6] TsCS(RI) may be reduced. However, the time subtracted from TsCS(RI) will be added to TdRI(DO).
- [7] 2.5 TcC > (N-2)TdIEI(IEO) + TdM1(IEO) + TTL Buffer Delay, if any.
- [8] $\overline{M1}$ must be active for a minimum of two clock cycles to reset the PIO.
- [9] Z80B PIO numbers are preliminary and subject to change.

Absolute Maximum Ratings	Voltages on all inputs and outputs with respect to GND -0.3 V to +7.0 V Operating Ambient Temperature As Specified in Ordering Information Storage Temperature -65°C to +150°C	Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
---------------------------------	--	---

Test Conditions	The characteristics below apply for the following test conditions, unless otherwise noted. All voltages are referenced to GND (0 V). Positive current flows into the referenced pin. Available operating temperature ranges are:	All ac parameters assume a load capacitance of 100 pF max.
------------------------	--	--

- S* = 0°C to +70°C,
+4.75 V ≤ V_{CC} ≤ +5.25 V
- E* = -40°C to +85°C,
+4.75 V ≤ V_{CC} ≤ +5.25 V
- M* = -55°C to +125°C,
+4.5 V ≤ V_{CC} ≤ +5.5 V

*See Ordering Information section for package temperature range and product number.



DC Characteristics	Symbol	Parameter	Min	Max	Unit	Test Condition
	V _{ILC}	Clock Input Low Voltage	-0.3	+0.45	V	
	V _{IHC}	Clock Input High Voltage	V _{CC} -0.6	V _{CC} +0.3	V	
	V _{IL}	Input Low Voltage	-0.3	+0.8	V	
	V _{IH}	Input High Voltage	+2.0	V _{CC}	V	
	V _{OL}	Output Low Voltage		+0.4	V	I _{OL} = 2.0 mA
	V _{OH}	Output High Voltage		+2.4	V	I _{OH} = -250 μA
	I _{LI}	Input Leakage Current		±10.0	μA	V _{IN} = 0 to V _{CC}
	I _{LO}	3-State Output Leakage Current in Float		±10.0	μA	V _{OUT} = 0.4 V to V _{CC}
	I _{CC}	Power Supply Current		100.0	mA	V _{OH} = 1.5 V
	I _{OHD}	Darlington Drive Current	-1.5		mA	R _{EXT} = 390 Ω

Over specified temperature and voltage range

Capacitance	Symbol	Parameter	Min	Max	Unit	Test Condition
	C	Clock Capacitance		10	pF	Unmeasured pins returned to ground
	C _{IN}	Input Capacitance		5	pF	
	C _{OUT}	Output Capacitance		10	pF	

Over specified temperature range, f = 1MHz

Ordering Information	Product Number	Package/ Temp	Speed	Description	Product Number	Package/ Temp	Speed	Description
	Z8420	CE	2.5 MHz	Z80 PIO (40-pin)	Z8420A	CMB	4.0 MHz	Z80A PIO (40-pin)
Z8420	CM	2.5 MHz	Same as above	Z8420A	CS	4.0 MHz	Same as above	
Z8420	CMB	2.5 MHz	Same as above	Z8420A	DE	4.0 MHz	Same as above	
Z8420	CS	2.5 MHz	Same as above	Z8420A	DS	4.0 MHz	Same as above	
Z8420	DE	2.5 MHz	Same as above	Z8420A	PE	4.0 MHz	Same as above	
Z8420	DS	2.5 MHz	Same as above	Z8420A	PS	4.0 MHz	Same as above	
Z8420	PE	4.0 MHz	Same as above	Z8420B	CS	6.0 MHz	Same as above	
Z8420	PS	4.0 MHz	Same as above	Z8420B	DS	6.0 MHz	Same as above	
Z8420A	CE	4.0 MHz	Z80A PIO (40-pin)	Z8420B	PS	6.0 MHz	Same as above	
Z8420A	CM	4.0 MHz	Same as above					

*NOTES: C = Ceramic, D = Cerdip, P = Plastic; E = -40°C to +85°C, M = -55°C to +125°C, MB = 55°C to +125°C with MIL-STD-883 Class B processing, S = 0°C to +70°C.

Z8430 Z80® CTC Counter/ Timer Circuit

Zilog

Product Specification

September 1983

Features

- Four independently programmable counter/timer channels, each with a readable downcounter and a selectable 16 or 256 prescaler. Downcounters are reloaded automatically at zero count.
- Three channels have Zero Count/Timeout outputs capable of driving Darlington transistors.
- Selectable positive or negative trigger initiates timer operation.
- Standard Z-80 Family daisy-chain interrupt structure provides fully vectored, prioritized interrupts without external logic. The CTC may also be used as an interrupt controller.
- Interfaces directly to the Z-80 CPU or—for baud rate generation—to the Z-80 SIO.

General Description

The Z-80 CTC four-channel counter/timer can be programmed by system software for a broad range of counting and timing applications. The four independently programmable channels of the Z-80 CTC satisfy common microcomputer system requirements for event counting, interrupt and interval timing, and general clock rate generation.

System design is simplified because the CTC connects directly to both the Z-80 CPU and the Z-80 SIO with no additional logic. In larger systems, address decoders and buffers may be required.

Programming the CTC is straightforward:

each channel is programmed with two bytes; a third is necessary when interrupts are enabled. Once started, the CTC counts down, reloads its time constant automatically, and resumes counting. Software timing loops are completely eliminated. Interrupt processing is simplified because only one vector need be specified; the CTC internally generates a unique vector for each channel.

The Z-80 CTC requires a single +5 V power supply and the standard Z-80 single-phase system clock. It is fabricated with n-channel silicon-gate depletion-load technology, and packaged in a 28-pin plastic or ceramic DIP.




Figure 1. Pin Functions




Figure 2. Pin Assignments

Functional Description

The Z-80 CTC has four independent counter/timer channels. Each channel is individually programmed with two words: a control word and a time-constant word. The control word selects the operating mode (counter or timer), enables or disables the channel interrupt, and selects certain other operating parameters. If the timing mode is selected, the control word also sets a prescaler, which divides the system clock by either 16 or 256. The time-constant word is a value from 1 to 256.

During operation, the individual counter channel counts down from the preset time constant value. In counter mode operation the counter decrements on each of the CLK/TRG input pulses until zero count is reached. Each decrement is synchronized by the system clock. For counts greater than 256, more than one counter can be cascaded. At zero count, the down-counter is automatically reset with the time constant value.

The timer mode determines time intervals as small as 4 μ s (Z-80A) or 6.4 μ s (Z-80) without additional logic or software timing loops. Time intervals are generated by dividing the system clock with a prescaler that decrements

a preset down-counter.

Thus, the time interval is an integral multiple of the clock period, the prescaler value (16 or 256) and the time constant that is preset in the down-counter. A timer is triggered automatically when its time constant value is programmed, or by an external CLK/TRG input.

Three channels have two outputs that occur at zero count. The first output is a zero-count/timeout pulse at the ZC/TO output. The fourth channel (Channel 3) does not have a ZC/TO output; interrupt request is the only output available from Channel 3.

The second output is Interrupt Request (\overline{INT}), which occurs if the channel has its interrupt enabled during programming. When the Z-80 CPU acknowledges Interrupt Request, the Z-80 CTC places an interrupt vector on the data bus.

The four channels of the Z-80 CTC are fully prioritized and fit into four contiguous slots in a standard Z-80 daisy-chain interrupt structure. Channel 0 is the highest priority and Channel 3 the lowest. Interrupts can be individually enabled (or disabled) for each of the four channels.

Architecture

The CTC has four major elements, as shown in Figure 3.

- CPU bus I/O
- Channel control logic
- Interrupt logic
- Counter/timer circuits

CPU Bus I/O. The CPU bus I/O circuit decodes the address inputs, and interfaces the CPU data and control signals to the CTC for distribution on the internal bus.

Internal Control Logic. The CTC internal control logic controls overall chip operating functions such as the chip enable, reset, and read/write logic.

Interrupt Logic. The interrupt control logic ensures that the CTC interrupts interface properly with the Z-80 CPU interrupt system. The logic controls the interrupt priority of the CTC as a function of the IEI signal. If IEI is High, the CTC has priority. During interrupt




Figure 3. Functional Block Diagram

processing, the interrupt logic holds IEO Low, which inhibits the interrupt operation on lower priority devices. If the IEI input goes Low, priority is relinquished and the interrupt logic drives IEO Low.

If a channel is programmed to request an interrupt, the interrupt logic drives IEO Low at the zero count, and generates an INT signal to the Z-80 CPU. When the Z-80 CPU responds with interrupt acknowledge (M1 and IORQ), then the interrupt logic arbitrates the CTC internal priorities, and the interrupt control logic places a unique interrupt vector on the data bus.

If an interrupt is pending, the interrupt logic holds IEO Low. When the Z-80 CPU issues a Return From Interrupt (RETI) instruction, each peripheral device decodes the first byte (ED₁₆). If the device has a pending interrupt, it raises IEO (High) for one M1 cycle. This ensures that all lower priority devices can decode the entire RETI instruction and reset properly.




Figure 4. Counter/Timer Block Diagram

Counter/Timer Circuits. The CTC has four independent counter/timer circuits, each containing the logic shown in Figure 4.

Channel Control Logic. The channel control logic receives the 8-bit channel control word when the counter/timer channel is programmed. The channel control logic decodes

the control word and sets the following operating conditions:

- Interrupt enable (or disable)
- Operating mode (timer or counter)
- Timer mode prescaler factor (16 or 256)
- Active slope for CLK/TRG input
- Timer mode trigger (automatic or CLK/TRG input)
- Time constant data word to follow
- Software reset

Time Constant Register. When the counter/timer channel is programmed, the time constant register receives and stores an 8-bit time constant value, which can be anywhere from 1 to 256 (0 = 256). This constant is automatically loaded into the down-counter when the counter/timer channel is initialized, and subsequently after each zero count.

Prescaler. The prescaler, which is used only in timer mode, divides the system clock frequency by a factor of either 16 or 256. The prescaler output clocks the down-counter during timer operation. The effect of the prescaler on the down-counter is a multiplication of the system clock period by 16 or 256. The prescaler factor is programmed by bit 5 of the channel control word.

Down-Counter. Prior to each count cycle, the down-counter is loaded with the time constant register contents. The counter is then decremented one of two ways, depending on operating mode:

- By the prescaler output (timer mode)
- By the trigger pulses into the CLK/TRG input (counter mode)

Without disturbing the down-count, the Z-80 CPU can read the count remaining at any time by performing an I/O read operation at the port address assigned to the CTC channel. When the down-counter reaches the zero count, the ZC/TO output generates a positive-going pulse. When the interrupt is enabled, zero count also triggers an interrupt request signal (INT) from the interrupt logic.

Programming Each Z-80 CTC channel must be programmed prior to operation. Programming consists of writing two words to the I/O port that corresponds to the desired channel. The first word is a control word that selects the operating mode and other parameters; the second word is a time constant, which is a binary data word with a value from 1 to 256. A time constant word must be preceded by a channel control word.

After initialization, channels may be reprogrammed at any time. If updated control and time constant words are written to a channel during the count operation, the count continues to zero before the new time constant is loaded into the counter.

If the interrupt on any Z-80 CTC channel is enabled, the programming procedure should also include an interrupt vector. Only one vector is required for all four channels, because the interrupt logic automatically modifies the vector for the channel requesting service.

A control word is identified by a 1 in bit 0. A 1 in bit 2 indicates a time constant word is to follow. Interrupt vectors are always addressed to Channel 0, and identified by a 0 in bit 0.

Addressing. During programming, channels are addressed with the channel select pins CS₁ and CS₀. A 2-bit binary code selects the appropriate channel as shown in the following table.

Channel	CS ₁	CS ₀
0	0	0
1	0	1
2	1	0
3	1	1

Reset. The CTC has both hardware and software resets. The hardware reset terminates all down-counts and disables all CTC interrupts by resetting the interrupt bits in the control registers. In addition, the ZC/TO and Interrupt outputs go inactive, IE0 reflects IE1, and

D₀-D₇ go to the high-impedance state. All channels must be completely reprogrammed after a hardware reset.

The software reset is controlled by bit 1 in the channel control word. When a channel receives a software reset, it stops counting. When a software reset is used, the other bits in the control word also change the contents of the channel control register. After a software reset a new time constant word must be written to the same channel.

If the channel control word has both bits D₁ and D₂ set to 1, the addressed channel stops operating, pending a new time constant word. The channel is ready to resume after the new constant is programmed. In timer mode, if D₃ = 0, operation is triggered automatically when the time constant word is loaded.

Channel Control Word Programming. The channel control word is shown in Figure 5. It sets the modes and parameters described below.

Interrupt Enable. D₇ enables the interrupt, so that an interrupt output (INT) is generated at zero count. Interrupts may be programmed in either mode and may be enabled or disabled at any time.

Operating Mode. D₆ selects either timer or counter mode.

Prescaler Factor. (Timer Mode Only). D₅ selects factor—either 16 or 256.

Trigger Slope. D₄ selects the active edge or slope of the CLK/TRG input pulses. Note that reprogramming the CLK/TRG slope during operation is equivalent to issuing an active edge. If the trigger slope is changed by a control word update while a channel is pending operation in timer mode, the result is the same as a CLK/TRG pulse and the timer starts. Similarly, if the channel is in counter mode, the counter decrements.




Figure 5. Channel Control Word

Programming (Continued)

Trigger Mode (Timer Mode Only). D₃ selects the trigger mode for timer operation. When D₃ is reset to 0, the timer is triggered automatically. The time constant word is programmed during an I/O write operation, which takes one machine cycle. At the end of the write operation there is a setup delay of one clock period. The timer starts automatically (decrements) on the rising edge of the second clock pulse (T₂) of the machine cycle following the write operation. Once started, the timer runs continuously. At zero count the timer reloads automatically and continues counting without interruption or delay, until stopped by a reset.

When D₃ is set to 1, the timer is triggered externally through the CLK/TRG input. The time constant word is programmed during an I/O write operation, which takes one machine cycle. The timer is ready for operation on the rising edge of the second clock pulse (T₂) of the following machine cycle. Note that the first timer decrement follows the active edge of the CLK/TRG pulse by a delay time of one clock cycle if a minimum setup time to the rising edge of clock is met. If this minimum is not met, the delay is extended by another clock period. Consequently, for immediate triggering, the CLK/TRG input must precede T₂ by one clock cycle plus its minimum setup time. If the minimum time is not met, the timer will start on the third clock cycle (T₃).

Once started the timer operates continuously, without interruption or delay, until stopped by a reset.

Time Constant to Follow. A 1 in D₂ indicates that the next word addressed to the selected channel is a time constant data word for the time constant register. The time constant word may be written at any time.

A 0 in D₂ indicates no time constant word is to follow. This is ordinarily used when the channel is already in operation and the new channel control word is an update. A channel will not operate without a time constant value. The only way to write a time constant value is to write a control word with D₂ set.




Figure 6. Time Constant Word

Software Reset. Setting D₁ to 1 causes a software reset, which is described in the Reset section.

Control Word. Setting D₀ to 1 identifies the word as a control word.

Time Constant Programming. Before a channel can start counting it must receive a time constant word from the CPU. During programming or reprogramming, a channel control word in which bit 2 is set must precede the time constant word to indicate that the next word is a time constant. The time constant word can be any value from 1 to 256 (Figure 6). Note that 00₁₆ is interpreted as 256.

In timer mode, the time interval is controlled by three factors:

- The system clock period (ϕ)
- The prescaler factor (P), which multiplies the interval by either 16 or 256
- The time constant (T), which is programmed into the time constant register

Consequently, the time interval is the product of $\phi \times P \times T$. The minimum timer resolution is $16 \times \phi$ (4 μ s with a 4 MHz clock). The maximum timer interval is $256 \times \phi \times 256$ (16.4 ms with a 4 MHz clock). For longer intervals timers may be cascaded.

Interrupt Vector Programming. If the Z-80 CTC has one or more interrupts enabled, it can supply interrupt vectors to the Z-80 CPU. To do so, the Z-80 CTC must be pre-programmed with the most-significant five bits of the interrupt vector. Programming consists of writing a vector word to the I/O port corresponding to the Z-80 CTC Channel 0. Note that D₀ of the vector word is always zero, to distinguish the vector from a channel control word. D₁ and D₂ are not used in programming the vector word. These bits are supplied by the interrupt logic to identify the channel requesting interrupt service with a unique interrupt vector (Figure 7). Channel 0 has the highest priority.




Figure 7. Interrupt Vector Word

Pin Description	CE. Chip Enable (input, active Low). When enabled the CTC accepts control words, interrupt vectors, or time constant data words from the data bus during an I/O write cycle; or transmits the contents of the down-counter to the CPU during an I/O read cycle. In most applications this signal is decoded from the eight least significant bits of the address bus for any of the four I/O port addresses that are mapped to the four counter-timer channels.	IEI. Interrupt Enable In (input, active High). A High indicates that no other interrupting devices of higher priority in the daisy chain are being serviced by the Z-80 CPU.
CLK. System Clock (input). Standard single-phase Z-80 system clock.		IEO. Interrupt Enable Out (output, active High). High only if IEI is High and the Z-80 CPU is not servicing an interrupt from any Z-80 CTC channel. IEO blocks lower priority devices from interrupting while a higher priority interrupting device is being serviced.
CLK/TRG₀-CLK/TRG₃. External Clock/Timer Trigger (input, user-selectable active High or Low). Four pins corresponding to the four Z-80 CTC channels. In counter mode, every active edge on this pin decrements the down-counter. In timer mode, an active edge starts the timer.		INT. Interrupt Request (output, open drain, active Low). Low when any Z-80 CTC channel that has been programmed to enable interrupts has a zero-count condition in its down-counter.
CS₀-CS₁. Channel Select (inputs active High). Two-bit binary address code selects one of the four CTC channels for an I/O write or read (usually connected to A ₀ and A ₁).		IORQ. Input/Output Request (input from CPU, active Low). Used with CE and RD to transfer data and channel control words between the Z-80 CPU and the Z-80 CTC. During a write cycle, IORQ and CE are active and RD inactive. The Z-80 CTC does not receive a specific write signal; rather, it internally generates its own from the inverse of an active RD signal. In a read cycle, IORQ, CE and RD are active; the contents of the down-counter are read by the Z-80 CPU. If IORQ and M ₁ are both true, the CPU is acknowledging an interrupt request, and the highest priority interrupting channel places its interrupt vector on the Z-80 data bus.
D₀-D₇. System Data Bus (bidirectional, 3-state). Transfers all data and commands between the Z-80 CPU and the Z-80 CTC.		M₁. Machine Cycle One (input from CPU, active Low). When M ₁ and IORQ are active, the Z-80 CPU is acknowledging an interrupt. The Z-80 CTC then places an interrupt vector on the data bus if it has highest priority, and if a channel has requested an interrupt (INT).
		RD. Read Cycle Status (input, active Low). Used in conjunction with IORQ and CE to transfer data and channel control words between the Z-80 CPU and the Z-80 CTC.
		RESET. Reset (input active Low). Terminates all down-counts and disables all interrupts by resetting the interrupt bits in all control registers; the ZC/TO and the Interrupt outputs go inactive; IEO reflects IEI; D ₀ -D ₇ go to the high-impedance state.
		ZC/TO₀-ZC/TO₂. Zero Count/Timeout (output, active High). Three ZC/TO pins corresponding to Z-80 CTC channels 2 through 0 (Channel 3 has no ZC/TO pin). In both counter and timer modes the output is an active High pulse when the down-counter decrements to zero.




Figure 8. A Typical Z-80 Environment

Timing

Read Cycle Timing. Figure 9 shows read cycle timing. This cycle reads the contents of a down-counter without disturbing the count. During clock cycle T_2 , the Z-80 CPU initiates a read cycle by driving the following inputs Low: RD, IORQ, and CE. A 2-bit binary code at inputs CS₁ and CS₀ selects the channel to be read. M₁ must be High to distinguish this cycle from an interrupt acknowledge. No additional wait states are allowed.




Figure 9. Read Cycle Timing

Write Cycle Timing. Figure 10 shows write cycle timing for loading control, time constant or vector words.

The CTC does not have a write signal input, so it generates one internally when the read (RD) input is High during T₁. During T₂ IORQ and CE inputs are Low. M₁ must be High to distinguish a write cycle from an interrupt acknowledge. A 2-bit binary code at inputs CS₁ and CS₀ selects the channel to be addressed, and the word being written is placed on the Z-80 data bus. The data word is




Figure 10. Write Cycle Timing

latched into the appropriate register with the rising edge of clock cycle T₃.




Figure 11. Timer Mode Timing

Timer Operation. In the timer mode, a CLK/TRG pulse input starts the timer (Figure 11) on the second succeeding rising edge of CLK. The trigger pulse is asynchronous, and it must have a minimum width. A minimum lead time (210 ns) is required between the active edge of the CLK/TRG and the next rising edge of CLK to enable the prescaler on the following clock edge. If the CLK/TRG edge occurs closer than this, the initiation of the timer function is delayed one clock cycle. This corresponds to the startup timing discussed in the programming section. The timer can also be started automatically if so programmed by the channel control word.




Figure 12. Counter Mode Timing

Counter Operation. In the counter mode, the CLK/TRG pulse input decrements the down-counter. The trigger is asynchronous, but the count is synchronized with CLK. For the decrement to occur on the next rising edge of CLK, the trigger edge must precede CLK by a minimum lead time as shown in Figure 12. If the lead time is less than specified, the count is delayed by one clock cycle. The trigger pulse must have a minimum width, and the trigger period must be at least twice the clock period.

The ZC/TO output occurs immediately after zero count, and follows the rising CLK edge.

Interrupt Operation

The Z-80 CTC follows the Z-80 system interrupt protocol for nested priority interrupts and return from interrupt, wherein the interrupt priority of a peripheral is determined by its location in a daisy chain. Two lines—IEI and IEO—in the CTC connect it to the system daisy chain. The device closest to the +5 V supply has the highest priority (Figure 13). For additional information on the Z-80 interrupt structure, refer to the *Z-80 CPU Product Specification* and the *Z-80 CPU Technical Manual*.




Figure 13. Daisy-Chain Interrupt Priorities

Within the Z-80 CTC, interrupt priority is predetermined by channel number: Channel 0 has the highest priority, and Channel 3 the lowest. If a device or channel is being serviced with an interrupt routine, it cannot be interrupted by a device or channel with lower priority until service is complete. Higher priority devices or channels may interrupt the servicing of lower priority devices or channels.

A Z-80 CTC channel may be programmed to request an interrupt every time its down-counter reaches zero. Note that the CPU must be programmed for interrupt mode 2. Some time after the interrupt request, the CPU sends an interrupt acknowledge. The CTC interrupt control logic determines the highest priority channel that is requesting an interrupt. Then, if the CTC IEI input is High (indicating that it has priority within the system daisy chain) it places an 8-bit interrupt vector on the system data bus. The high-order five bits of this vector

were written to the CTC during the programming process; the next two bits are provided by the CTC interrupt control logic as a binary code that identifies the highest priority channel requesting an interrupt; the low-order bit is always zero.

Interrupt Acknowledge Timing. Figure 14 shows interrupt acknowledge timing. After an interrupt request, the Z-80 CPU sends an interrupt acknowledge (M1 and IORQ). All channels are inhibited from changing their interrupt request status when M1 is active—about two clock cycles earlier than IORQ. RD is High to distinguish this cycle from an instruction fetch.

The CTC interrupt logic determines the highest priority channel requesting an interrupt. If the CTC interrupt enable input (IEI) is High, the highest priority interrupting channel within the CTC places its interrupt vector on the data bus when IORQ goes Low. Two wait states (TWA) are automatically inserted at this time to allow the daisy chain to stabilize. Additional wait states may be added.

Return from Interrupt Timing. At the end of an interrupt service routine the RETI (Return From Interrupt) instruction initializes the daisy chain enable lines for proper control of nested priority interrupt handling. The CTC decodes the 2-byte RETI code internally and determines whether it is intended for a channel being serviced. Figure 15 shows RETI timing.

If several Z-80 peripherals are in the daisy chain, IEI settles active (High) on the chip currently being serviced when the opcode ED₁₆ is decoded. If the following opcode is 4D₁₆, the peripheral being serviced is released and its IEO becomes active. Additional wait states are allowed.




Figure 14. Interrupt Acknowledge Timing





Figure 15. Return From Interrupt Timing

Absolute Maximum Ratings	Voltages on all inputs and outputs with respect to GND -0.3 V to +7.0 V Operating Ambient As Specified in Temperature Ordering Information Storage Temperature -65°C to +150°C	Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
---------------------------------	--	---

Test Conditions The characteristics below apply for the following test conditions, unless otherwise noted. All voltages are referenced to GND (0 V). Positive current flows into the referenced pin. Available operating temperature ranges are:

- S* = 0°C to +70°C,
+4.75 V ≤ V_{CC} ≤ +5.25 V
- E* = -40°C to +85°C,
+4.75 V ≤ V_{CC} ≤ +5.25 V
- M* = -55°C to +125°C,
+4.5 V ≤ V_{CC} ≤ +5.5 V


*See Ordering Information section for package temperature range and product number.



DC Characteristics	Symbol	Parameter	Min	Max	Unit	Test Condition
	V _{ILC}	Clock Input Low Voltage	-0.3	+0.45	V	
	V _{IHC}	Clock Input High Voltage	V _{CC} -.6	V _{CC} +.3	V	
	V _{IL}	Input Low Voltage	-0.3	+0.8	V	
	V _{IH}	Input High Voltage	+2.0	V _{CC}	V	
	V _{OL}	Output Low Voltage		+0.4	V	I _{OL} = 2 mA
	V _{OH}	Output High Voltage	+2.4		V	I _{OH} = -250 μA
	I _{CC}	Power Supply Current	+20	mA		
	I _{LI}	Input Leakage Current	±10	μA		V _{IN} = 0 to V _{CC}
	I _{LO}	3-State Output Leakage Current in Float	±10	μA		V _{OUT} = 0.4 to V _{CC}
	I _{ODHD}	Darlington Drive Current	-1.5		mA	V _{OH} = 1.5 V R _{EXT} = 390Ω

Symbol	Parameter	Max	Unit	Condition
CLK	Clock Capacitance	20	pF	Unmeasured pins returned to ground
C _{IN}	Input Capacitance	5	pF	
C _{OUT}	Output Capacitance	10	pF	

T_A = 25°C, f = 1 MHz



Number	Symbol	Parameter	Z-80 CTC		Z-80A CTC		Z-80B CTC		Notes*
			Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)	
1	TcC	Clock Cycle Time	400	[1]	250	[1]	165	[1]	
2	TwCH	Clock Width (High)	170	2000	105	2000	65	2000	
3	TwCl	Clock Width (Low)	170	2000	105	2000	65	2000	
4	TfC	Clock Fall Time		30		30		20	
5	TrC	Clock Rise Time		30		30		20	
6	Th	All Hold Times	0		0		0		
7	TsCS(C)	CS to Clock ↑ Setup Time	250		160		100		
8	TsCE(C)	CE to Clock ↑ Setup Time	200		150		100		
9	TsIO(C)	IORQ ↓ to Clock ↑ Setup Time	250		115		70		
10	TsRD(C)	RD ↓ to Clock ↑ Setup Time	240		115		70		
11	TdC(DO)	Clock ↑ to Data Out Delay	240		200		130		[2]
12	TdC(DOz)	Clock ↓ to Data Out Float Delay	230		110		90		
13	TsDI(C)	Data In to Clock ↑ Setup Time	60		50		40		
14	TsM1(C)	M1 to Clock ↑ Setup Time	210		90		70		
15	TdM1(IEO)	M1 ↓ to IEO ↓ Delay (Interrupt immediately preceding M1)		300	190		130		[3]
16	TdIO(DOI)	IORQ ↓ to Data Out Delay (INTA Cycle)		340	160		110		[2]
17	TdIEI(IEOf)	IEI ↓ to IEO ↓ Delay		190	130		100		[3]
18	TdIEI(IEOr)	IEI ↑ to IEO ↑ Delay (After ED Decode)		220	160		110		[3]
19	TdC(INT)	Clock ↑ to INT ↓ Delay	(TcC + 200)		(TcC + 140)		TcC + 120		[4]
20	TdCLK(INT)	CLK/TRG ↑ to INT ↓							
		tsCTR(C) satisfied	(19) + (26)		(19) + (26)		(19) + (26)		[5]
		tsCTR(C) not satisfied	(1) + (19) + (26)		(1) + (19) + (26)		(1) + (19) + (26)		[5]
21	TcCTR	CLK/TRG Cycle Time	(2TcC)		(2TcC)		2TcC		[5]
22	TrCTR	CLK/TRG Rise Time	50		50		40		
23	TfCTR	CLK/TRG Fall Time	50		50		40		
24	TwCTRl	CLK/TRG Width (Low)	200		200		120		
25	TwCTRh	CLK/TRG Width (High)	200		200		120		
26	TsCTR(Cs)	CLK/TRG ↑ to Clock ↑ Setup Time for Immediate Count	300		210		150		[5]
27	TsCTR(Ct)	CLK/TRG ↑ to Clock ↑ Setup Time for enabling of Prescaler on following clock↑	210		210		150		[4]
28	TdC(ZC/TOr)	Clock ↑ to ZC/TO ↑ Delay		260	190		140		
29	TdC(ZC/TOf)	Clock ↓ to ZC/TO ↓ Delay		190	190		140		

[A] 2.5 TcC > (n-2) TdIEI(IEOf) + TdM1(IEO) + TsIEI(IO) + TTL buffer delay, if any.

[B] RESET must be active for a minimum of 3 clock cycles

NOTES

[1] TcC = TwCh + TwCl + TrC + TfC

[2] Increase delay by 10 ns for each 50 pF increase in loading, 200 pF maximum for data lines, and 100 pF for control lines

[3] Increase delay by 2 ns for each 10 pF increase in loading, 100 pF maximum.

[4] Timer mode

[5] Counter mode

[6] RESET must be active for a minimum of 3 clock cycles

* All timings are preliminary and subject to change.

Product Number	Package/Temp	Speed	Description	Product Number	Package/Temp	Speed	Description
Z8430	CE	2.5 MHz	Z80 CTC (28-pin)	Z8430A	CMB	4.0 MHz	Z80A CTC (28-pin)
Z8430	CM	2.5 MHz	Same as above	Z8530A	CS	4.0 MHz	Same as above
Z8430	CMB	2.5 MHz	Same as above	Z8430A	DE	4.0 MHz	Same as above
Z8430	CS	2.5 MHz	Same as above	Z8430A	DS	4.0 MHz	Same as above
Z8430	DE	2.5 MHz	Same as above	Z8430A	PE	4.0 MHz	Same as above
Z8430	DS	2.5 MHz	Same as above	Z8430A	PS	4.0 MHz	Same as above
Z8430	PE	2.5 MHz	Same as above	Z8430B	CS	6.0 MHz	Same as above
Z8430	PS	2.5 MHz	Same as above	Z8430B	DS	6.0 MHz	Same as above
Z8430A	CE	4.0 MHz	Z80A CTC (28-pin)	Z8430B	PS	6.0 MHz	Same as above
Z8430A	CM	4.0 MHz	Same as above				

*NOTES: C = Ceramic, D = Cerdip, P = Plastic; E = -40°C to +85°C, M = -55°C to +125°C, MB = -55°C to +125°C with MIL-STD-883 Class B processing, S = 0°C to +70°C.

Z8440

Z80® SIO Serial Input/Output Controller

Zilog

Product Specification

September 1983

Features

- Two independent full-duplex channels, with separate control and status lines for modems or other devices.
- Data rates of 0 to 500K bits/second in the xl clock mode with a 2.5 MHz clock (Z-80 SIO), or 0 to 800K bits/second with a 4.0 MHz clock (Z-80A SIO).
- Asynchronous protocols: everything necessary for complete messages in 5, 6, 7 or 8 bits/character. Includes variable stop bits and several clock-rate multipliers; break generation and detection; parity; overrun and framing error detection.
- Synchronous protocols: everything necessary for complete bit- or byte-oriented messages in 5, 6, 7 or 8 bits/character, including IBM Bisync, SDLC, HDLC, CCITT-X.25 and others. Automatic CRC generation/checking, sync character and zero insertion/deletion, abort generation/detection and flag insertion.
- Receiver data registers quadruply buffered, transmitter registers doubly buffered.
- Highly sophisticated and flexible daisy-chain interrupt vectoring for interrupts without external logic.

General Description

The Z-80 SIO Serial Input/Output Controller is a dual-channel data communication interface with extraordinary versatility and capability. Its basic functions as a serial-to-parallel, parallel-to-serial converter/controller can be programmed by a CPU for a broad range of serial communication applications.

The device supports all common asynchronous and synchronous protocols, byte- or

bit-oriented, and performs all of the functions traditionally done by UARts, USARTs and synchronous communication controllers combined, plus additional functions traditionally performed by the CPU. Moreover, it does this on two fully-independent channels, with an exceptionally sophisticated interrupt structure that allows very fast transfers.

Full interfacing is provided for CPU or DMA




Figure 1. Z-80 SIO/2 Pin Functions

D ₀	1	D ₀	40
D ₁	2	D ₂	39
D ₂	3	D ₄	38
D ₃	4	D ₆	37
INT	5	IORQ	36
IEI	6	B/A	35
IEO	7	CIB	34
M1	8	RD	33
+5V	9	RD	32
WIRDYA	10	GND	31
SYNCA	11	WIRDYB	30
RxD A	12	RxD B	29
RxC A	13	RxC B	28
TxD A	14	TxD B	27
DTRA	15	DTRB	26
RTSA	16	RTSB	25
CTS A	17	CTS B	24
DCDA	19	DCDB	23
CLK	20	RESET	21

Figure 2. Z-80 SIO/2 Pin Assignments

General Description (Continued)

control. In addition to data communication, the circuit can handle virtually all types of serial I/O with fast (or slow) peripheral devices. While designed primarily as a member of the Z-80 family, its versatility makes it well suited to many other CPUs.

The Z-80 SIO is an n-channel silicon-gate depletion-load device packaged in a 40-pin plastic or ceramic DIP. It uses a single +5 V power supply and the standard Z-80 family single-phase clock.

Pin Description

Figures 1 through 6 illustrate the three pin configurations (bonding options) available in the SIO. The constraints of a 40-pin package make it impossible to bring out the Receive Clock ($\overline{\text{RxC}}$), Transmit Clock ($\overline{\text{TxC}}$), Data Terminal Ready ($\overline{\text{DTR}}$) and Sync ($\overline{\text{SYNC}}$) signals for both channels. Therefore, either Channel B lacks a signal or two signals are bonded together in the three bonding options offered:

- Z-80 SIO/2 lacks $\overline{\text{SYNCB}}$
- Z-80 SIO/1 lacks $\overline{\text{DTRB}}$
- Z-80 SIO/0 has all four signals, but $\overline{\text{TxCB}}$ and $\overline{\text{RxCB}}$ are bonded together

The first bonding option above (SIO/2) is the preferred version for most applications. The pin descriptions are as follows:

B/A. *Channel A Or B Select* (input, High selects Channel B). This input defines which channel is accessed during a data transfer between the CPU and the SIO. Address bit A_0 from the CPU is often used for the selection function.

C/D. *Control Or Data Select* (input, High selects Control). This input defines the type of information transfer performed between the CPU and the SIO. A High at this input during a CPU write to the SIO causes the information on the data bus to be interpreted as a command for the channel selected by B/A. A Low at C/D means that the information on the data bus is data. Address bit A_1 is often used for this function.

CE. *Chip Enable* (input, active Low). A Low level at this input enables the SIO to accept command or data input from the CPU during a write cycle or to transmit data to the CPU during a read cycle.

CLK. *System Clock* (input). The SIO uses the standard Z-80 System Clock to synchronize internal signals. This is a single-phase clock.

CTS_A, CTS_B. *Clear To Send* (inputs, active Low). When programmed as Auto Enables, a Low on these inputs enables the respective transmitter. If not programmed as Auto Enables, these inputs may be used as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow-risetime signals. The SIO detects pulses on these inputs and interrupts the CPU on both logic level transitions. The Schmitt-trigger buffering does not guarantee a specified noise-level margin.

D₀-D₇. *System Data Bus* (bidirectional, 3-state). The system data bus transfers data and commands between the CPU and the Z-80 SIO. D₀ is the least significant bit.

DCDA, DCDB. *Data Carrier Detect* (inputs, active Low). These pins function as receiver enables if the SIO is programmed for Auto Enables; otherwise they may be used as general-purpose input pins. Both pins are Schmitt-trigger buffered to accommodate slow-risetime signals. The SIO detects pulses on these pins and interrupts the CPU on both logic level transitions. Schmitt-trigger buffer-




Figure 3. Z-80 SIO/1 Pin Functions




Figure 4. Z-80 SIO/1 Pin Assignments

Pin Description
(Continued)

ing does not guarantee a specific noise-level margin.

DTRA, DTRB. *Data Terminal Ready* (outputs, active Low). These outputs follow the state programmed into Z-80 SIO. They can also be programmed as general-purpose outputs.

In the Z-80 SIO/I bonding option, **DTRB** is omitted.

IEI. *Interrupt Enable In* (input, active High). This signal is used with IEO to form a priority daisy chain when there is more than one interrupt-driven device. A High on this line indicates that no other device of higher priority is being serviced by a CPU interrupt service routine.

IEO. *Interrupt Enable Out* (output, active High). IEO is High only if IEI is High and the CPU is not servicing an interrupt from this SIO. Thus, this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its CPU interrupt service routine.

INT. *Interrupt Request* (output, open drain, active Low). When the SIO is requesting an interrupt, it pulls INT Low.

IORQ. *Input/Output Request* (input from CPU, active Low). IORQ is used in conjunction with B/A, C/D, CE and RD to transfer commands and data between the CPU and the SIO. When CE, RD and IORQ are all active, the channel selected by B/A transfers data to the CPU (a read operation). When CE and IORQ are active but RD is inactive, the channel selected by B/A is written to by the CPU with either data or control information as specified by C/D. If IORQ and M1 are active simultane-

ously, the CPU is acknowledging an interrupt and the SIO automatically places its interrupt vector on the CPU data bus if it is the highest priority device requesting an interrupt.

M1. *Machine Cycle* (input from Z-80 CPU, active Low). When M1 is active and RD is also active, the Z-80 CPU is fetching an instruction from memory; when M1 is active while IORQ is active, the SIO accepts M1 and IORQ as an interrupt acknowledge if the SIO is the highest priority device that has interrupted the Z-80 CPU.

RxC, RxDB. *Receiver Clocks* (inputs).

Receive data is sampled on the rising edge of RxC. The Receive Clocks may be 1, 16, 32 or 64 times the data rate in asynchronous modes. These clocks may be driven by the Z-80 CTC Counter Timer Circuit for programmable baud rate generation. Both inputs are Schmitt-trigger buffered (no noise level margin is specified).

In the Z-80 SIO/O bonding option, **RxDB** is bonded together with **TxCB**.

RD. *Read Cycle Status* (input from CPU, active Low). If RD is active, a memory or I/O read operation is in progress. RD is used with B/A, CE and IORQ to transfer data from the SIO to the CPU.

RxD, RxDB. *Receive Data* (inputs, active High). Serial data at TTL levels.

RESET. *Reset* (input, active Low). A Low RESET disables both receivers and transmitters, forces TxD and TxCB marking, forces the modem controls High and disables all interrupts. The control registers must be




Figure 5. Z-80 SIO/0 Pin Functions

D ₀	1	D ₀	40
D ₁	2	D ₂	39
D ₃	3	D ₄	38
D ₅	4	D ₆	37
INT	5	IORQ	36
IEI	6	CE	35
IEO	7	B/A	34
M1	8	C/D	33
+5 V	9	RD	32
W/RDYA	10	GND	31
SYNC	11	W/RDYB	30
RxD	12	SYNCB	29
RxC	13	RxD	28
TxC	14	RTxCB	27
TxD	15	TxDB	26
DTRA	16	DTRB	25
RTSA	17	RTSB	24
CTS	18	CTS	23
DCDA	19	DCDB	22
CLK	20	RESET	21

Figure 6. Z-80 SIO/0 Pin Assignments

Pin Description
(Continued)

rewritten after the SIO is reset and before data is transmitted or received.

RTSA, RTSB. Request To Send (outputs, active Low). When the RTS bit in Write Register 5 (Figure 14) is set, the $\overline{\text{RTS}}$ output goes Low. When the RTS bit is reset in the Asynchronous mode, the output goes High after the transmitter is empty. In Synchronous modes, the RTS pin strictly follows the state of the RTS bit. Both pins can be used as general-purpose outputs.

SYNCA, SYNCB. Synchronization (inputs/outputs, active Low). These pins can act either as inputs or outputs. In the asynchronous receive mode, they are inputs similar to CTS and DCD. In this mode, the transitions on these lines affect the state of the Sync/Hunt status bits in Read Register 0 (Figure 13), but have no other function. In the External Sync mode, these lines also act as inputs. When external synchronization is achieved, SYNC must be driven Low on the second rising edge of $\overline{\text{Rx}}\overline{\text{C}}$ after that rising edge of $\overline{\text{Rx}}\overline{\text{C}}$ on which the last bit of the sync character was received. In other words, after the sync pattern is detected, the external logic must wait for two full Receive Clock cycles to activate the SYNC input. Once SYNC is forced Low, it should be kept Low until the CPU informs the external synchronization detect logic that synchronization has been lost or a new message is about to start. Character assembly begins on the rising edge of $\overline{\text{Rx}}\overline{\text{C}}$ that immediately precedes the falling edge of SYNC in the External Sync mode.

In the internal synchronization mode (Monosync and Bisync), these pins act as outputs that are active during the part of the receive clock ($\overline{\text{Rx}}\overline{\text{C}}$) cycle in which sync characters are recognized. The sync condition is not latched, so these outputs are active each time a sync pattern is recognized, regardless of character boundaries.

In the Z-80 SIO/2 bonding option, $\overline{\text{SYNCB}}$ is omitted.

TxC_A, TxC_B. Transmitter Clocks (inputs). In asynchronous modes, the Transmitter Clocks may be 1, 16, 32 or 64 times the data rate; however, the clock multiplier for the transmitter and the receiver must be the same. The Transmit Clock inputs are Schmitt-trigger buffered for relaxed rise- and fall-time requirements (no noise level margin is specified). Transmitter Clocks may be driven by the Z-80 CTC Counter Timer Circuit for programmable baud rate generation.

In the Z-80 SIO/0 bonding option, $\overline{\text{TxCB}}$ is bonded together with $\overline{\text{RxCB}}$.

TxD_A, TxD_B. Transmit Data (outputs, active High). Serial data at TTL levels. TxD changes from the falling edge of $\overline{\text{TxC}}$.

W/RDY_A, W/RDY_B. Wait/Ready A, Wait/Ready B (outputs, open drain when programmed for Wait function, driven High and Low when programmed for Ready function). These dual-purpose outputs may be programmed as Ready lines for a DMA controller or as Wait lines that synchronize the CPU to the SIO data rate. The reset state is open drain.




Figure 7. Block Diagram

Functional Description

The functional capabilities of the Z-80 SIO can be described from two different points of view: as a data communications device, it transmits and receives serial data in a wide variety of data-communication protocols; as a Z-80 family peripheral, it interacts with the Z-80 CPU and other peripheral circuits, sharing the data, address and control buses, as well as being a part of the Z-80 interrupt structure. As a peripheral to other microprocessors,

the SIO offers valuable features such as non vectored interrupts, polling and simple handshake capability.

Figure 8 illustrates the conventional devices that the SIO replaces.

The first part of the following discussion covers SIO data-communication capabilities; the second part describes interactions between the CPU and the SIO.




Figure 8. Conventional Devices Replaced by the Z-80 SIO

Data Communication Capabilities

The SIO provides two independent full-duplex channels that can be programmed for use in any common asynchronous or synchronous data-communication protocol. Figure 9 illustrates some of these protocols. The following is a short description of them. A more detailed explanation of these modes can be found in the *Z-80 SIO Technical Manual*.

Asynchronous Modes. Transmission and reception can be done independently on each channel with five to eight bits per character, plus optional even or odd parity. The transmitters can supply one, one-and-a-half or two stop bits per character and can provide a break output at any time. The receiver break-detection logic interrupts the CPU both at the start and end of a received break. Reception is protected from spikes by a transient spike-rejection mechanism that checks the signal one-half a bit time after a Low level is detected on the receive data input (RxDA or RxDB in Figure 5). If the Low does not persist—as in the case of a transient—the character assembly process is not started.

Framing errors and overrun errors are detected and buffered together with the partial character on which they occurred. Vectored

interrupts allow fast servicing of error conditions using dedicated routines. Furthermore, a built-in checking process avoids interpreting a framing error as a new start bit: a framing error results in the addition of one-half a bit time to the point at which the search for the next start bit is begun.

The SIO does not require symmetric transmit and receive clock signals—a feature that allows it to be used with a Z-80 CTC or many other clock sources. The transmitter and receiver can handle data at a rate of 1, 1/16, 1/32 or 1/64 of the clock rate supplied to the receive and transmit clock inputs.

In asynchronous modes, the SYNC pin may be programmed as an input that can be used for functions such as monitoring a ring indicator.

Synchronous Modes. The SIO supports both byte-oriented and bit-oriented synchronous communication.

Synchronous byte-oriented protocols can be handled in several modes that allow character synchronization with an 8-bit sync character (Monosync), any 16-bit sync pattern (Bisync), or with an external sync signal. Leading sync

characters can be removed without interrupting the CPU.

Five-, six- or seven-bit sync characters are detected with 8- or 16-bit patterns in the SIO by overlapping the larger pattern across multiple in-coming sync characters, as shown in Figure 10.

CRC checking for synchronous byte-oriented modes is delayed by one character time so the CPU may disable CRC checking on specific characters. This permits implementation of protocols such as IBM Bisync.

Both CRC-16 ($X^{16} + X^{15} + X^2 + 1$) and CCITT ($X^{16} + X^{12} + X^5 + 1$) error checking polynomials are supported. In all non-SDLC modes, the CRC generator is initialized to 0's; in SDLC modes, it is initialized to 1's. The SIO can be used for interfacing to peripherals such as hard-sectored floppy disk, but it cannot generate or check CRC for IBM-compatible soft-sectored disks. The SIO also provides a feature that automatically transmits CRC data when no other data is available for transmission. This allows very high-speed transmissions under DMA control with no need for CPU intervention at the end of a message. When there is no data or CRC to send in synchronous modes, the transmitter inserts 8- or 16-bit sync characters regardless of the programmed character length.

The SIO supports synchronous bit-oriented protocols such as SDLC and HDLC by performing automatic flag sending, zero insertion and CRC generation. A special command can be used to abort a frame in transmission. At the end of a message the SIO automatically transmits the CRC and trailing flag when the transmit buffer becomes empty. If a transmit

underrun occurs in the middle of a message, an external/status interrupt warns the CPU of this status change so that an abort may be issued. One to eight bits per character can be sent, which allows reception of a message with no prior information about the character structure in the information field of a frame.

The receiver automatically synchronizes on the leading flag of a frame in SDLC or HDLC, and provides a synchronization signal on the SYNC pin; an interrupt can also be programmed. The receiver can be programmed to search for frames addressed by a single byte to only a specified user-selected address or to a global broadcast address. In this mode, frames that do not match either the user-selected or broadcast address are ignored. The number of address bytes can be extended under software control. For transmitting data, an interrupt on the first received character or on every character can be selected. The receiver automatically deletes all zeroes inserted by the transmitter during character assembly. It also calculates and automatically checks the CRC to validate frame transmission. At the end of transmission, the status of a received frame is available in the status registers.

The SIO can be conveniently used under DMA control to provide high-speed reception or transmission. In reception, for example, the SIO can interrupt the CPU when the first character of a message is received. The CPU then enables the DMA to transfer the message to memory. The SIO then issues an end-of-frame interrupt and the CPU can check the status of the received message. Thus, the CPU is freed for other service while the message is being received.




Figure 9. Some Z-80 SIO Protocols




Figure 10. Six-Bit Sync Character Recognition

I/O Interface Capabilities	<p>The SIO offers the choice of polling, interrupt (vectored or non-vectored) and block-transfer modes to transfer data, status and control information to and from the CPU. The block-transfer mode can also be implemented under DMA control.</p>	<p>CPU is interrupted by the transmit buffer becoming empty. (This implies that the transmitter must have had a data character written into it so it can become empty.) The receiver can interrupt the CPU in one of two ways:</p> <ul style="list-style-type: none"> ■ Interrupt on first received character ■ Interrupt on all received characters <p>Interrupt-on-first-received-character is typically used with the block-transfer mode. Interrupt-on-all-received-characters has the option of modifying the interrupt vector in the event of a parity error. Both of these interrupt modes will also interrupt under special receive conditions on a character or message basis (end-of-frame interrupt in SDLC, for example). This means that the special-receive condition can cause an interrupt only if the interrupt-on-first-received-character or interrupt-on-all-received-characters mode is selected. In interrupt-on-first-received-character, an interrupt can occur from special-receive conditions (except parity error) after the first-received-character interrupt (example: receive-overrun interrupt).</p> <p>The main function of the external/status interrupt is to monitor the signal transitions of the Clear To Send (CTS), Data Carrier Detect (DCD) and Synchronization (SYNC) pins (Figures 1 through 6). In addition, an external/status interrupt is also caused by a CRC-sending condition or by the detection of a break sequence (asynchronous mode) or abort sequence (SDLC mode) in the data stream. The interrupt caused by the break/abort sequence allows the SIO to interrupt when the break/abort sequence is detected or terminated. This feature facilitates the proper termination of the current message, correct initialization of the next message, and the accurate timing of the break/abort condition in external logic.</p>
Polling.	<p>Two status registers are updated at appropriate times for each function being performed (for example, CRC error-status valid at the end of a message). When the CPU is operated in a polling fashion, one of the SIO's two status registers is used to indicate whether the SIO has some data or needs some data. Depending on the contents of this register, the CPU will either write data, read data, or just go on. Two bits in the register indicate that a data transfer is needed. In addition, error and other conditions are indicated. The second status register (special receive conditions) does not have to be read in a polling sequence, until a character has been received. All interrupt modes are disabled when operating the device in a polled environment.</p>	
Interrupts.	<p>The SIO has an elaborate interrupt scheme to provide fast interrupt service in real-time applications. A control register and a status register in Channel B contain the interrupt vector. When programmed to do so, the SIO can modify three bits of the interrupt vector in the status register so that it points directly to one of eight interrupt service routines in memory, thereby servicing conditions in both channels and eliminating most of the needs for a status-analysis routine.</p>	
	<p>Transmit interrupts, receive interrupts and external/status interrupts are the main sources of interrupts. Each interrupt source is enabled under program control, with Channel A having a higher priority than Channel B, and with receive, transmit and external/status interrupts prioritized in that order within each channel. When the transmit interrupt is enabled, the</p>	

I/O Interface Capabilities
(Continued)

In a Z-80 CPU environment (Figure 11), SIO interrupt vectoring is "automatic": the SIO passes its internally-modifiable 8-bit interrupt vector to the CPU, which adds an additional 8 bits from its interrupt-vector (I) register to form the memory address of the interrupt-routine table. This table contains the address of the beginning of the interrupt routine itself. The process entails an indirect transfer of CPU control to the interrupt routine, so that the next instruction executed after an interrupt acknowledge by the CPU is the first instruction of the interrupt routine itself.

CPU/DMA Block Transfer. The SIO's block-transfer mode accommodates both CPU block transfers and DMA controllers (Z-80 DMA or other designs). The block-transfer mode uses the Wait/Ready output signal, which is selected with three bits in an internal control register. The Wait/Ready output signal can be programmed as a WAIT line in the CPU block-transfer mode or as a READY line in the DMA block-transfer mode.

To a DMA controller, the SIO RDY output indicates that the SIO is ready to transfer data to or from memory. To the CPU, the WAIT output indicates that the SIO is not ready to transfer data, thereby requesting the CPU to extend the I/O cycle.




Figure 11. Typical Z-80 Environment

Internal Structure

The internal structure of the device includes a Z-80 CPU interface, internal control and interrupt logic, and two full-duplex channels. Each channel contains its own set of control and status (write and read) registers, and control and status logic that provides the interface to modems or other external devices.

The registers for each channel are designated as follows:

WR0-WR7 — Write Registers 0 through 7
RR0-RR2 — Read Registers 0 through 2

The register group includes five 8-bit control registers, two sync-character registers and two status registers. The interrupt vector is written into an additional 8-bit register (Write Register 2) in Channel B that may be read through another 8-bit register (Read Register 2) in Channel B. The bit assignment and functional grouping of each register is configured to simplify and organize the programming process. Table 1 lists the functions assigned to each read or write register.

Read Register Functions

- | | |
|-----|--|
| RR0 | Transmit/Receive buffer status, interrupt status and external status |
| RR1 | Special Receive Condition status |
| RR2 | Modified interrupt vector (Channel B only) |

Write Register Functions

- | | |
|-----|--|
| WR0 | Register pointers, CRC initialize, initialization commands for the various modes, etc. |
| WR1 | Transmit/Receive interrupt and data transfer mode definition. |
| WR2 | Interrupt vector (Channel B only) |
| WR3 | Receive parameters and control |
| WR4 | Transmit/Receive miscellaneous parameters and modes |
| WR5 | Transmit parameters and controls |
| WR6 | Sync character or SDLC address field |
| WR7 | Sync character or SDLC flag |

Internal Structure (Continued)

The logic for both channels provides formats, synchronization and validation for data transferred to and from the channel interface. The modem control inputs, Clear To Send (\overline{CTS}) and Data Carrier Detect (\overline{DCD}), are monitored by the external control and status logic under program control. All external control-and-status-logic signals are general-purpose in nature and can be used for functions other than modem control.

Data Path. The transmit and receive data path illustrated for Channel A in Figure 12 is identical for both channels. The receiver has three 8-bit buffer registers in a FIFO arrangement, in addition to the 8-bit receive shift register. This scheme creates additional time for the

This scheme creates additional time for the

CPU to service an interrupt at the beginning of a block of high-speed data. Incoming data is routed through one of several paths (data or CRC) depending on the selected mode and—in asynchronous modes—the character length.

The transmitter has an 8-bit transmit data buffer register that is loaded from the internal data bus, and a 20-bit transmit shift register that can be loaded from the sync-character buffers or from the transmit data register. Depending on the operational mode, outgoing data is routed through one of four main paths before it is transmitted from the Transmit Data output (TxD).




Figure 12. Transmit and Receive Data Path (Channel A)

Programming The system program first issues a series of commands that initialize the basic mode of operation and then other commands that qualify conditions within the selected mode. For example, the asynchronous mode, character length, clock rate, number of stop bits, even or odd parity might be set first; then the interrupt mode; and finally, receiver or transmitter enable.

Both channels contain registers that must be programmed via the system program prior to operation. The channel-select input (B/\bar{A}) and the control/data input (C/D) are the command-structure addressing controls, and are normally controlled by the CPU address bus. Figures 15 and 16 illustrate the timing relationships for programming the write registers and transferring data and status.

Read Registers. The SIO contains three read registers for Channel B and two read registers for Channel A (RR0-RR2 in Figure 13) that can be read to obtain the status information; RR2 contains the internally-modifiable interrupt vector and is only in the Channel B register set. The status information includes error conditions, interrupt vector and standard communications-interface signals.


To read the contents of a selected read register other than RR0, the system program must first write the pointer byte to WR0 in exactly the same way as a write register operation. Then, by executing a read instruction, the contents of the addressed read register can be read by the CPU.

The status bits of RR0 and RR1 are carefully grouped to simplify status monitoring. For example, when the interrupt vector indicates that a Special Receive Condition interrupt has occurred, all the appropriate error bits can be read from a single register (RR1).

Write Registers. The SIO contains eight write registers for Channel B and seven write registers for Channel A (WR0-WR7 in Figure 14) that are programmed separately to configure the functional personality of the channels; WR2 contains the interrupt vector for both channels and is only in the Channel B register set. With the exception of WR0, programming the write registers requires two bytes. The first byte is to WR0 and contains three bits (D_0-D_2) that point to the selected register; the second byte is the actual control word that is written into the register to configure the SIO.


WR0 is a special case in that all of the basic commands can be written to it with a single byte. Reset (internal or external) initializes the pointer bits D_0-D_2 to point to WR0. This implies that a channel reset must not be combined with the pointing to any register.

READ REGISTER 0



* Used With External/Status Interrupt Mode


READ REGISTER 1†



* Residue Data For Eight Rx Bits/Character Programmed

† Used With Special Receive Condition Mode

READ REGISTER 2*



* Variable If "Status Affects Vector" Is Programmed
(* CHANNEL B ONLY)

Figure 13. Read Register Bit Functions

Programming (Continued)

WRITE REGISTER 0

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

								0 0 0 REGISTER 0
								0 0 1 REGISTER 1
								0 1 0 REGISTER 2
								0 1 1 REGISTER 3
								1 0 0 REGISTER 4
								1 0 1 REGISTER 5
								1 1 0 REGISTER 6
								1 1 1 REGISTER 7
0	0	0	NULL CODE					
0	1	0	SEND ABORT (SDLC)					
0	1	0	RESET EXT/STATUS INTERRUPTS					
0	1	1	CHANNEL RESET					
1	0	0	ENABLE INT ON NEXT Rx CHARACTER					
1	0	1	RESET Tx INT PENDING					
1	1	0	ERROR RESET					
1	1	1	RETURN FROM INT (CH A ONLY)					

0 0 NULL CODE


0 1 RESET Rx CRC CHECKER

1 0 RESET Tx CRC GENERATOR

1 1 RESET Tx UNDERUN/EOM LATCH

WRITE REGISTER 1


D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀



*Or On
Special
Condition

WRITE REGISTER 2 (CHANNEL B ONLY)

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀



WRITE REGISTER 4

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

								PARTY ENABLE PARTY EVEN/ODD
0	0	0	SYNC MODES ENABLE					
0	1	1	1 STOP BIT/CHARACTER					
1	0	0	1½ STOP BITS/CHARACTER					
1	1	2	2 STOP BITS/CHARACTER					
0	0	8	BIT SYNC CHARACTER					
0	1	16	BIT SYNC CHARACTER					
1	0	SDLC MODE (01111110 FLAG)						
1	1	EXTERNAL SYNC MODE						
0	0	X1	CLOCK MODE					
0	1	X16	CLOCK MODE					
1	0	X32	CLOCK MODE					
1	1	X64	CLOCK MODE					

0 0 X1 CLOCK MODE
0 1 X16 CLOCK MODE
1 0 X32 CLOCK MODE
1 1 X64 CLOCK MODE

WRITE REGISTER 5

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

								Tx CRC ENABLE
0	0	RTS						
0	1	SDLC/CRC 16						
1	0	ENABLE						
1	1	SEND BREAK						
0	0	Tx 5 BITS/CHARACTER						
0	1	Tx 7 BITS/CHARACTER						
1	0	Tx 6 BITS/CHARACTER						
1	1	Tx 8 BITS/CHARACTER						
		DTR						

0 0 Tx 5 BITS/CHARACTER
0 1 Tx 7 BITS/CHARACTER
1 0 Tx 6 BITS/CHARACTER
1 1 Tx 8 BITS/CHARACTER

WRITE REGISTER 6

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀


								SYNC BIT 0
0	0	SYNC BIT 1						
0	1	SYNC BIT 2						
1	0	SYNC BIT 3						
1	1	SYNC BIT 4						
0	0	SYNC BIT 5						
0	1	SYNC BIT 6						
1	0	SYNC BIT 7						

0 0 SYNC BIT 0
0 1 SYNC BIT 1
1 0 SYNC BIT 2
1 1 SYNC BIT 3

*Also SDLC Address Field

WRITE REGISTER 3

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀



WRITE REGISTER 7

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

								SYNC BIT 8
0	0	SYNC BIT 9						
0	1	SYNC BIT 10						
1	0	SYNC BIT 11						
1	1	SYNC BIT 12						
0	0	SYNC BIT 13						
0	1	SYNC BIT 14						
1	0	SYNC BIT 15						

0 0 SYNC BIT 8
0 1 SYNC BIT 9
1 0 SYNC BIT 10
1 1 SYNC BIT 11

*For SDLC It Must Be Programmed to 01111110 For Flag Recognition

Figure 14. Write Register Bit Functions

Timing

The SIO must have the same clock as the CPU (same phase and frequency relationship, not necessarily the same driver).

Read Cycle. The timing signals generated by a Z-80 CPU input instruction to read a data or status byte from the SIO are illustrated in Figure 15.

Write Cycle. Figure 16 illustrates the timing and data signals generated by a Z-80 CPU output instruction to write a data or control byte into the SIO.

Interrupt-Acknowledge Cycle. After receiving an interrupt-request signal from an SIO ($\overline{\text{INT}}$ pulled Low), the Z-80 CPU sends an interrupt-acknowledge sequence (\overline{M}_1 Low, and $\overline{\text{IORQ}}$ Low a few cycles later) as in Figure 17.

The SIO contains an internal daisy-chained interrupt structure for prioritizing nested interrupts for the various functions of its two channels, and this structure can be used within an external user-defined daisy chain that prioritizes several peripheral circuits.

The IEI of the highest-priority device is terminated High. A device that has an interrupt pending or under service forces its IEO Low. For devices with no interrupt pending or under service, IEO = IEI.

To insure stable conditions in the daisy chain, all interrupt status signals are prevented from changing while \overline{M}_1 is Low. When $\overline{\text{IORQ}}$ is Low, the highest priority interrupt requestor (the one with IEI High) places its interrupt vector on the data bus and sets its




Figure 15. Read Cycle




Figure 16. Write Cycle

internal interrupt-under-service latch.

Return From Interrupt Cycle. Figure 18 illustrates the return from interrupt cycle. Normally, the Z-80 CPU issues a RETI (Return From Interrupt) instruction at the end of an interrupt service routine. RETI is a 2-byte opcode (ED-4D) that resets the interrupt-under-service latch in the SIO to terminate the interrupt that has just been processed. This is accomplished by manipulating the daisy chain in the following way.

The normal daisy-chain operation can be used to detect a pending interrupt; however, it cannot distinguish between an interrupt under service and a pending unacknowledged interrupt of a higher priority. Whenever "ED" is decoded, the daisy chain is modified by forcing High the IEO of any interrupt that has not yet been acknowledged. Thus the daisy chain identifies the device presently under service as the only one with an IEI High and an IEO Low. If the next opcode byte is "4D," the interrupt-under-service latch is reset.

The ripple time of the interrupt daisy chain (both the High-to-Low and the Low-to-High transitions) limits the number of devices that can be placed in the daisy chain. Ripple time can be improved with carry-look-ahead, or by extending the interrupt-acknowledge cycle. For further information about techniques for increasing the number of daisy-chained devices, refer to the *Z-80 CPU Product Specification*.




Figure 17. Interrupt Acknowledge Cycle





Figure 18. Return from Interrupt Cycle

Absolute Maximum Ratings	Voltages on all inputs and outputs with respect to GND -0.3 V to +7.0 V Operating Ambient As Specified in Temperature Ordering Information Storage Temperature -65°C to +150°C	Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
---------------------------------	--	---

Test Conditions The characteristics below apply for the following test conditions, unless otherwise noted. All voltages are referenced to GND (0 V). Positive current flows into the referenced pin. Available operating temperature ranges are:

- S* = 0°C to +70°C,
+4.75 V ≤ V_{CC} ≤ +5.25 V
- E* = -40°C to +85°C,
+4.75 V ≤ V_{CC} ≤ +5.25 V
- M* = -55°C to +125°C,
+4.5 V ≤ V_{CC} ≤ +5.5 V

*See Ordering Information section for package temperature range and product number.



The product number for each operating temperature range can be found in the ordering information included in the product specification (see 1982/83 Zilog Data Book, document number 00-2034-02).


DC Characteristics	Symbol	Parameter	Min	Max	Unit	Test Condition
	V _{ILC}	Clock Input Low Voltage	-0.3	+0.45	V	
	V _{IHC}	Clock Input High Voltage	V _{CC} - 0.6	V _{CC} + 0.3	V	
	V _{IL}	Input Low Voltage	-0.3	+0.8	V	
	V _{IH}	Input High Voltage	+2.0	V _{CC}	V	
	V _{OL}	Output Low Voltage		+0.4	V	I _{OL} = 2.0 mA
	V _{OH}	Output High Voltage	+2.4		V	I _{OH} = -250 μA
	I _{LI}	Input Leakage Current		±10	μA	V _{IN} = 0 to V _{CC}
	I _{OL}	3-State Output Leakage Current in Float		±10	μA	V _{OUT} = 0.4 V to V _{CC}
	I _{L(SY)}	SYNC Pin Leakage Current	+10/-40		μA	0 < V _{IN} < V _{CC}
	I _{CC}	Power Supply Current	30		mA	

Over specified temperature and voltage range

Capacitance	Symbol	Parameter	Min	Max	Unit	Test Condition
	C	Clock Capacitance	40	pF	Unmeasured	
	C _{IN}	Input Capacitance	5	pF	pins returned	
	C _{OUT}	Output Capacitance	10	pF	to ground	

Over specified temperature range; f = 1MHz

AC Electrical Character- istics




Number	Symbol	Parameter	Z-80 SIO		Z-80A SIO		Z-80B SIO*†	
			Min	Max	Min	Max	Min	Max
1	T _{cC}	Clock Cycle Time	400	4000	250	4000	165	4000
2	T _{wCh}	Clock Width (High)	170	2000	105	2000	70	2000
3	T _{fC}	Clock Fall Time			30		30	15
4	T _{rC}	Clock Rise Time			30		30	15
5	T _{wCl}	Clock Width (Low)	170	2000	105	2000	70	2000
6	T _{sAD(C)}	CE, C/D, B/A to Clock ↑ Setup Time	160		145		60	
7	T _{sCS(C)}	$\overline{\text{IORQ}}$, $\overline{\text{RD}}$ to Clock ↑ Setup Time	240		115		60	
8	T _{dC(DO)}	Clock ↑ to Data Out Delay		240		220		150
9	T _{sDI(C)}	Data In to Clock ↑ Setup (Write or $\overline{\text{M}_1}$ Cycle)	50		50		30	
10	T _{dRD(DOz)}	$\overline{\text{RD}}$ ↑ to Data Out Float Delay		230		110		90
11	T _{dIO(DOI)}	$\overline{\text{IORQ}}$ ↓ to Data Out Delay (INTACK Cycle)		340		160		100
12	T _{sM1(C)}	$\overline{\text{M}_1}$ to Clock ↑ Setup Time	210		90		75	
13	T _{sIEI(IO)}	IEI to $\overline{\text{IORQ}}$ ↓ Setup Time (INTACK Cycle)	200		140		120	
14	T _{dM1(IEO)}	$\overline{\text{M}_1}$ ↓ to IEO ↓ Delay (interrupt before $\overline{\text{M}_1}$)		300		190		160
15	T _{dIEI(IEOr)}	IEI ↓ to IEO ↓ Delay (after ED decode)		150		100		70
16	T _{dIEI(IEOf)}	IEI ↓ to IEO ↓ Delay		150		100		70
17	T _{dC(INT)}	Clock ↑ to $\overline{\text{INT}}$ ↓ Delay	200		200		150	
18	T _{dIO(W/RWf)}	$\overline{\text{IORQ}}$ ↓ or $\overline{\text{CE}}$ ↓ to $\overline{\text{W/RDY}}$ ↓ Delay Wait Mode)		300		210		175
19	T _{dC(W/RR)}	Clock ↑ to $\overline{\text{W/RDY}}$ ↓ Delay (Ready Mode)	120		120		100	
20	T _{dC(W/RWz)}	Clock ↑ to $\overline{\text{W/RDY}}$ Float Delay (Wait Mode)	150		130		110	
21	T _h	Any unspecified Hold when Setup is specified	0		0		0	

* Z-80 SIO timings are preliminary and subject to change

† Units in nanoseconds (ns)

**AC
Electrical
Character-
istics**
(Continued)



Number	Symbol	Parameter	Z-80 SIO Min	Z-80 SIO Max	Z-80A SIO Min	Z-80A SIO Max	Z-80B SIO ¹ Min	Z-80B SIO ¹ Max	Notes†
1	TwPh	Pulse Width (High)	200		200		200		2
2	TwPl	Pulse Width (Low)	200		200		200		2
3	TcTx \bar{C}	Tx \bar{C} Cycle Time	400	∞	400	∞	330	∞	2
4	TwTx C_1	Tx \bar{C} Width (Low)	180	∞	180	∞	100	∞	2
5	TwTx C_h	Tx \bar{C} Width (High)	180	∞	180	∞	100	∞	2
6	TdTx $C(TxD)$	Tx \bar{C} ↓ to TxD Delay (x1 Mode)		400		300		220	2
7	TdTx $C(W/RRf)$	Tx \bar{C} ↓ to W/RDY ↓ Delay (Ready Mode)	5	9	5	9	5	9	3
8	TdTx $C(INT)$	Tx \bar{C} ↓ to INT ↓ Delay	5	9	5	9	5	9	3
9	TcRx \bar{C}	Rx \bar{C} Cycle Time	400	∞	400	∞	330	∞	2
10	TwRx C_1	Rx \bar{C} Width (Low)	180	∞	180	∞	100	∞	2
11	TwRx C_h	Rx \bar{C} Width (High)	180	∞	180	∞	100	∞	2
12	TsRxD(RxC)	RxD to Rx \bar{C} ↑ Setup Time (x1 Mode)	0		0		0		2
13	ThRxD(RxC)	RxC ↑ to RxD Hold Time (x1 Mode)	140		140		100		2
14	TdRx $C(W/RRf)$	Rx \bar{C} ↑ to W/RDY ↓ Delay (Ready Mode)	10	13	10	13	10	13	3
15	TdRx $C(INT)$	Rx \bar{C} ↑ to INT ↓ Delay	10	13	10	13	10	13	3
16	TdRx $C(SYNC)$	RxC ↑ to SYNC ↓ Delay (Output Modes)	4	7	4	7	4	7	3
17	TsSYNC(RxC)	SYNC ↓ to Rx \bar{C} ↑ Setup (External Sync Modes)		-100		-100		-100	2

NOTES

† In all modes, the System Clock rate must be at least five times the maximum data rate

1 Z-80B SIO timings are preliminary and subject to change

2 Units in nanoseconds (ns)

3 Units equal to System Clock Periods

Ordering Information	Product Number	Package/Temp		Speed	Description	Product Number	Package/Temp		Speed	Description
		CE,CM	CMB,CS				DE,DS	PE,PS		
	Z8440	CE,CM	2.5 MHz	Z80 SIO/0 (40-pin)	Z8441A	DE,DS	4.0 MHz	Z80B SIO/1 (40-pin)		
	Z8440	CMB,CS	2.5 MHz	Same as above	Z8441A	PE,PS	4.0 MHz	Same as above		
	Z8440	DE,DS	2.5 MHz	Same as above	Z8441B	CS	6.0 MHz	Z80B SIO/1 (40-pin)		
	Z8440	PE,PS	2.5 MHz	Same as above						
	Z8440A	CE,CM	4.0 MHz	Z80A SIO/0 (40-pin)	Z8441B	DS	6.0 MHz	Same as above		
	Z8440A	CMB,CS	4.0 MHz	Same as above	Z8441B	PS	6.0 MHz	Same as above		
	Z8440A	DE,DS	4.0 MHz	Same as above	Z8442	CE,CM	2.5 MHz	Z80 SIO/2 (40-pin)		
	Z8440A	PE,PS	4.0 MHz	Same as above	Z8442	CMB,CS	2.5 MHz	Same as above		
	Z8440B	CS	6.0 MHz	Z80B SIO/0 (40-pin)	Z8442	DE,DS	2.5 MHz	Same as above		
	Z8440B	DS	6.0 MHz	Same as above	Z8442	PE,PS	2.5 MHz	Same as above		
	Z8440B	PS	6.0 MHz	Same as above	Z8442A	CE,CM	4.0 MHz	Z80A SIO/2 (40-pin)		
	Z8441	CE,CM	2.5 MHz	Z80 SIO/1 (40-pin)	Z8442A	CMB,CS	4.0 MHz	Same as above		
	Z8441	CMB,CS	2.5 MHz	Same as above	Z8442A	DE,DS	4.0 MHz	Same as above		
	Z8441	DE,DS	2.5 MHz	Same as above	Z8442A	PE,PS	4.0 MHz	Same as above		
	Z8441	PE,PS	2.5 MHz	Same as above	Z8442B	CS	6.0 MHz	Z80B SIO/2 (40-pin)		
	Z8441A	CE,CM	4.0 MHz	Z80A SIO/1 (40-pin)	Z8442B	DS	6.0 MHz	Same as above		
	Z8441A	CMB,CS	4.0 MHz	Same as above	Z8442B	PS	6.0 MHz	Same as above		

*NOTES: C = Ceramic, D = Cerdip, P = Plastic; E = -40°C to +85°C, M = -55°C to +125°C, MB = -55°C to +125°C with MIL-STD-883 with Class B processing, S = 0°C to +70°C.

Z8470 Z80® DART

Dual Asynchronous Receiver/Transmitter

Zilog

Product Specification

September 1983

Features

- Two independent full-duplex channels with separate modem controls. Modem status can be monitored.
- In $x1$ clock mode, data rates are 0 to 500K bits/second with a 2.5 MHz clock, or 0 to 800K bits/second with a 4.0 MHz clock.
- Receiver data registers are quadruply buffered; the transmitter is doubly buffered.
- Programmable options include 1, 1½ or 2 stop bits; even, odd or no parity; and $x1$, $x16$, $x32$ and $x64$ clock modes.

Description

The Z-80 DART (Dual-Channel Asynchronous Receiver/Transmitter) is a dual-channel multi-function peripheral component that satisfies a wide variety of asynchronous serial data communications requirements in microcomputer systems. The Z-80 DART is used as a serial-to-parallel, parallel-to-serial converter/controller in asynchronous applications. In addition, the device also provides modem controls for both channels. In applications where

- Break generation and detection as well as parity-, overrun- and framing-error detection are available.
- Interrupt features include a programmable interrupt vector, a "status affects vector" mode for fast interrupt processing, and the standard Z-80 peripheral daisy-chain interrupt structure that provides automatic interrupt vectoring with no external logic.
- On-chip logic for ring indication and carrier-detect status.

modem controls are not needed, these lines can be used for general-purpose I/O.

Zilog also offers the Z-80 SIO, a more versatile device that provides synchronous (Bisync, HDLC and SDLC) as well as asynchronous operation.

The Z-80 DART is fabricated with n-channel silicon-gate depletion-load technology, and is packaged in a 40-pin plastic or ceramic DIP.




Figure 1. Z80 DART Pin Functions




Figure 2. Pin Assignments

Pin	Description
B/A.	<i>Channel A Or B Select</i> (input, High selects Channel B). This input defines which channel is accessed during a data transfer between the CPU and the Z-80 DART.
C/D.	<i>Control Or Data Select</i> (input, High selects Control). This input specifies the type of information (control or data) transferred on the data bus between the CPU and the Z-80 DART.
CE.	<i>Chip Enable</i> (input, active Low). A Low at this input enables the Z-80 DART to accept command or data input from the CPU during a write cycle, or to transmit data to the CPU during a read cycle.
CLK.	<i>System Clock</i> (input). The Z-80 DART uses the standard Z-80 single-phase system clock to synchronize internal signals.
CTS_A, CTS_B.	<i>Clear To Send</i> (inputs, active Low). When programmed as Auto Enables, a Low on these inputs enables the respective transmitter. If not programmed as Auto Enables, these inputs may be programmed as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow-risetime signals.
D₀-D₇.	<i>System Data Bus</i> (bidirectional, 3-state) transfers data and commands between the CPU and the Z-80 DART.
DCDA, DCDB.	<i>Data Carrier Detect</i> (inputs, active Low). These pins function as receiver enables if the Z-80 DART is programmed for Auto Enables; otherwise they may be used as general-purpose input pins. Both pins are Schmitt-trigger buffered.
DTRA , DTRB.	<i>Data Terminal Ready</i> (outputs, active Low). These outputs follow the state programmed into the DTR bit. They can also be programmed as general-purpose outputs.
IEI.	<i>Interrupt Enable In</i> (input, active High) is used with IEO to form a priority daisy chain when there is more than one interrupt-driven device. A High on this line indicates that no other device of higher priority is being serviced by a CPU interrupt service routine.
IEO.	<i>Interrupt Enable Out</i> (output, active High). IEO is High only if IEI is High and the CPU is not servicing an interrupt from this Z-80 DART. Thus, this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its CPU interrupt service routine.
INT.	<i>Interrupt Request</i> (output, open drain, active Low). When the Z-80 DART is requesting an interrupt, it pulls INT Low.
M1.	<i>Machine Cycle One</i> (input from Z-80 CPU, active Low). When M1 and RD are both active, the Z-80 CPU is fetching an instruction from memory; when M1 is active while IORQ is active, the Z-80 DART accepts M1 and IORQ as an interrupt acknowledge if the Z-80 DART is the highest priority device that has interrupted the Z-80 CPU.
IORQ.	<i>Input/Output Request</i> (input from CPU, active Low). IORQ is used in conjunction with B/A, C/D, CE and RD to transfer commands and data between the CPU and the Z-80 DART. When CE, RD and IORQ are all active, the channel selected by B/A transfers data to the CPU (a read operation). When CE and IORQ are active, but RD is inactive, the channel selected by B/A is written to by the CPU with either data or control information as specified by C/D.
RxC_A, RxC_B.	<i>Receiver Clocks</i> (inputs). Receive data is sampled on the rising edge of RxC. The Receive Clocks may be 1, 16, 32 or 64 times the data rate.
RD.	<i>Read Cycle Status</i> . (input from CPU, active Low). If RD is active, a memory or I/O read operation is in progress.
RxD_A, RxD_B.	<i>Receive Data</i> (inputs, active High).
RESET.	<i>Reset</i> (input, active Low). Disables both receivers and transmitters, forces TxDA and TxDB marking, forces the modem controls High and disables all interrupts.
RIA , RIB.	<i>Ring Indicator</i> (inputs, Active Low). These inputs are similar to CTS and DCD. The Z-80 DART detects both logic level transitions and interrupts the CPU. When not used in switched-line applications, these inputs can be used as general-purpose inputs.
RTSA , RTSB.	<i>Request to Send</i> (outputs, active Low). When the RTS bit is set, the RTS output goes Low. When the RTS bit is reset, the output goes High after the transmitter empties.
TxC_A, TxC_B.	<i>Transmitter Clocks</i> (inputs). TxD changes on the falling edge of Tx _C . The Transmitter Clocks may be 1, 16, 32 or 64 times the data rate; however, the clock multiplier for the transmitter and the receiver must be the same. The Transmit Clock inputs are Schmitt-trigger buffered. Both the Receiver and Transmitter Clocks may be driven by the Z-80 CTC Counter Time Circuit for programmable baud rate generation.
TxD_A, TxD_B.	<i>Transmit Data</i> (outputs, active High).
W/RDY_A, W/RDY_B.	<i>Wait/Ready</i> (outputs, open drain when programmed for Wait function, driven High and Low when programmed for Ready function). These dual-purpose outputs may be programmed as Ready lines for a DMA controller or as Wait lines that synchronize the CPU to the Z-80 DART data rate. The reset state is open drain.

Functional Description

The functional capabilities of the Z-80 DART can be described from two different points of view: as a data communications device, it transmits and receives serial data, and meets the requirements of asynchronous data communications protocols; as a Z-80 family peripheral, it interacts with the Z-80 CPU and other Z-80 peripheral circuits, and shares the data, address and control buses, as well as being a part of the Z-80 interrupt structure. As a peripheral to other microprocessors, the Z-80 DART offers valuable features such as non-vectorized interrupts, polling and simple handshake capability.

Communications Capabilities. The Z-80 DART provides two independent full-duplex channels for use as an asynchronous receiver/transmitter. The following is a short description of receiver/transmitter capabilities. For more details, refer to the Asynchronous Mode section of the *Z-80 SIO Technical Manual*. The Z-80 DART offers transmission and reception of five to eight bits per character, plus optional even or odd parity. The transmitter can supply one, one and a half or two stop bits per character and can provide a break output at any time. The receiver break detection logic interrupts the CPU both at the start and end of a received break. Reception is protected from spikes by a transient spike rejection mechanism that checks the signal one-half a bit time after a Low level is detected on the Receive Data input. If the Low does not persist—as in the case of a transient—the character assembly process is not started.

I/O Interface Capabilities. The Z-80 DART offers the choice of Polling, Interrupt (vectored or non-vectored) and Block Transfer modes to transfer data, status and control information to

The first part of the following functional description introduces Z-80 DART data communications capabilities; the second part describes the interaction between the CPU and the Z-80 DART.

The Z-80 DART offers RS-232 serial communications support by providing device signals for external modem control. In addition to dual-channel Request To Send, Clear To Send, and Data Carrier Detect ports, the Z-80 DART also features a dual channel Ring Indicator (RIA, RIB) input to facilitate local/remote or station-to-station communication capability.

Framing errors and overrun errors are detected and buffered together with the character on which they occurred. Vectored interrupts allow fast servicing of interrupting conditions using dedicated routines. Furthermore, a built-in checking process avoids interpreting a framing error as a new start bit: a framing error results in the addition of one-half a bit time to the point at which the search for the next start bit is begun.

The Z-80 DART does not require symmetric Transmit and Receive Clock signals—a feature that allows it to be used with a Z-80 CTC or any other clock source. The transmitter and receiver can handle data at a rate of 1, 1/16, 1/32 or 1/64 of the clock rate supplied to the Receive and Transmit Clock inputs. When using Channel B, the bit rates for transmit and receive operations must be the same because Rx_C and Tx_C are bonded together (RxTx_{CB}).

and from the CPU. The Block Transfer mode can be implemented under CPU or DMA control.




Figure 3. Block Diagram

Functional Description
(Continued)

POLLING. There are no interrupts in the Polled mode. Status registers RR0 and RR1 are updated at appropriate times for each function being performed. All the interrupt modes of the Z-80 DART must be disabled to operate the device in a polled environment.

While in its Polling sequence, the CPU examines the status contained in RR0 for each channel; the RR0 status bits serve as an acknowledge to the Poll inquiry. The two RR0

status bits D₀ and D₂ indicate that a data transfer is needed. The status also indicates Error or other special status conditions (see "Z-80 DART Programming"). The Special Receive Condition status contained in RR1 does not have to be read in a Polling sequence because the status bits in RR1 are accompanied by a Receive Character Available status in RR0.

INTERRUPTS. The Z-80 DART offers an elaborate interrupt scheme that provides fast interrupt response in real-time applications. As a member of the Z-80 family, the Z-80 DART can be daisy-chained along with other Z-80 peripherals for peripheral interrupt-priority resolution. In addition, the internal interrupts of the Z-80 DART are nested to prioritize the various interrupts generated by Channels A and B. Channel B registers WR2 and RR2 contain the interrupt vector that points to an interrupt service routine in the memory. To eliminate the necessity of writing a status analysis routine, the Z-80 DART can modify the interrupt vector in RR2 so it points directly to one of eight interrupt service routines. This is done under program control by setting a program bit (WR1, D₂) in Channel B called "Status Affects Vector." When this bit is set, the interrupt vector in RR2 is modified according to the assigned priority of the various interrupting conditions.

Transmit interrupts, Receive interrupts and External/Status interrupts are the main sources of interrupts. Each interrupt source is enabled under program control with Channel A having a higher priority than Channel B, and with Receiver, Transmit and External/Status interrupts prioritized in that order within each channel. When the Transmit interrupt is enabled, the CPU is interrupted by the transmit buffer becoming empty. (This implies that the transmitter must have had a data character written into it so it can become

empty.) When enabled, the receiver can interrupt the CPU in one of three ways:

- Interrupt on the first received character
- Interrupt on all received characters
- Interrupt on a Special Receive condition

Interrupt On First Character is typically used with the Block Transfer mode. Interrupt On All Receive Characters can optionally modify the interrupt vector in the event of a parity error. The Special Receive Condition interrupt can occur on a character basis. The Special Receive condition can cause an interrupt only if the Interrupt On First Receive Character or Interrupt On All Receive Characters mode is selected. In Interrupt On First Receive Character, an interrupt can occur from Special Receive conditions (except Parity Error) after the first receive character interrupt (example: Receive Overrun interrupt).

The main function of the External/Status interrupt is to monitor the signal transitions of the CTS, DCD and RI pins; however, an External/Status interrupt is also caused by the detection of a Break sequence in the data stream. The interrupt caused by the Break sequence has a special feature that allows the Z-80 DART to interrupt when the Break sequence is detected or terminated. This feature facilitates the proper termination of the current message, correct initialization of the next message, and the accurate timing of the Break condition.

CPU/DMA BLOCK TRANSFER. The Z-80 DART provides a Block Transfer mode to accommodate CPU block transfer functions and DMA block transfers (Z-80 DMA or other designs). The Block Transfer mode uses the W/RDY output in conjunction with the Wait/Ready bits of Write Register 1. The W/RDY output can be defined under software control as a Wait line in the CPU Block

Transfer mode or as a Ready line in the DMA Block Transfer mode.

To a DMA controller, the Z-80 DART Ready output indicates that the Z-80 DART is ready to transfer data to or from memory. To the CPU, the Wait output indicates that the Z-80 DART is not ready to transfer data, thereby requesting the CPU to extend the I/O cycle.

Internal Architecture

The device internal structure includes a Z-80 CPU interface, internal control and interrupt logic, and two full-duplex channels. Each channel contains read and write registers, and discrete control and status logic that provides the interface to modems or other external devices.

The read and write register group includes five 8-bit control registers and two status registers. The interrupt vector is written into an additional 8-bit register (Write Register 2) in Channel B that may be read through Read Register 2 in Channel B. The registers for both channels are designated as follows:

WR0-WR5 — Write Registers 0 through 5
RR0-RR2 — Read Registers 0 through 2

The bit assignment and functional grouping of each register is configured to simplify and

organize the programming process.

The logic for both channels provides formats, bit synchronization and validation for data transferred to and from the channel interface. The modem control inputs Clear to Send (CTS), Data Carrier Detect (DCD) and Ring Indicator (RI) are monitored by the control logic under program control. All the modem control signals are general purpose in nature and can be used for functions other than modem control.

For automatic interrupt vectoring, the interrupt control logic determines which channel and which device within the channel has the highest priority. Priority is fixed with Channel A assigned a higher priority than Channel B; Receive, Transmit and External/Status interrupts are prioritized in that order within each channel.

Data Path. The transmit and receive data path illustrated for Channel A in Figure 4 is identical for both channels. The receiver has three 8-bit buffer registers in a FIFO arrangement in addition to the 8-bit receive shift register. This scheme creates additional time for the CPU to

service a Receive Character Available interrupt in a high-speed data transfer.

The transmitter has an 8-bit transmit data register that is loaded from the internal data bus, and a 9-bit transmit shift register that is loaded from the transmit data register.




Figure 4. Data Path

Read, Write and Interrupt Timing

Read Cycle. The timing signals generated by a Z-80 CPU input instruction to read a Data or

Status byte from the Z-80 DART are illustrated in Figure 5a.

Write Cycle. Figure 5b illustrates the timing signals generated by a Z-80 CPU output instruction to write a Data or Control byte into the Z-80 DART.

Interrupt Acknowledge Cycle. After receiving an Interrupt Request signal (INT pulled Low), the Z-80 CPU sends an Interrupt Acknowledge signal ($\overline{M1}$ and \overline{IORQ} both Low). The daisy-chained interrupt circuits determine the highest priority interrupt requestor. The IEI of the highest priority peripheral is terminated High. For any peripheral that has no interrupt pending or under service, $IEO = IEI$. Any peripheral that does have an interrupt pending or under service forces its IEO Low.

To insure stable conditions in the daisy chain, all interrupt status signals are prevented from changing while $\overline{M1}$ is Low. When \overline{IORQ} is Low, the highest priority interrupt requestor (the one with IEI High) places its interrupt vector on the data bus and sets its internal interrupt-under-service latch.

Refer to the *Z-80 SIO Technical Manual* for additional details on the interrupt daisy chain and interrupt nesting.

Return From Interrupt Cycle. Normally, the Z-80 CPU issues an RETI (Return From Interrupt) instruction at the end of an interrupt service routine. RETI is a 2-byte opcode (ED-4D) that resets the interrupt-under-service latch to terminate the interrupt that has just been processed.

When used with other CPUs, the Z-80 DART allows the user to return from the interrupt cycle with a special command called "Return From Interrupt" in Write Register 0 of Channel A. This command is interpreted by the Z-80 DART in exactly the same way it would interpret an RETI command on the data bus.




Figure 5a. Read Cycle




Figure 5b. Write Cycle




Figure 5c. Interrupt Acknowledge Cycle




Figure 5d. Return from Interrupt Cycle

Z-80 DART Programming To program the Z-80 DART, the system program first issues a series of commands that initialize the basic mode and then other commands that qualify conditions within the selected mode. For example, the character length, clock rate, number of stop bits, even or odd parity are first set, then the Interrupt mode and, finally, receiver or transmitter enable.

Write Registers. The Z-80 DART contains six registers (WR0-WR5) in each channel that are programmed separately by the system program to configure the functional personality of the channels (Figure 4). With the exception of WR0, programming the write registers requires two bytes. The first byte contains three bits (D_0-D_2) that point to the selected register; the second byte is the actual control word that is written into the register to configure the Z-80 DART.

WR0 is a special case in that all the basic commands (CMD₀-CMD₂) can be accessed with a single byte. Reset (internal or external) initializes the pointer bits D₀-D₂ to point to WR0. This means that a register cannot be

Read Registers. The Z-80 DART contains three registers (RR0-RR2) that can be read to obtain the status information for each channel (except for RR2, which applies to Channel B only). The status information includes error conditions, interrupt vector and standard communications-interface signals.

To read the contents of a selected read register other than RR0, the system program must first write the pointer byte to WR0 in exactly the same way as a write register operation. Then, by executing an input instruction, the contents of the addressed read register can be read by the CPU.

Both channels contain command registers that must be programmed via the system program prior to operation. The Channel Select input (B/A) and the Control/Data input (C/D) are the command structure addressing controls, and are normally controlled by the CPU address bus.

pointed to in the same operation as a channel reset.

Write Register Functions

WR0	Register pointers, initialization commands for the various modes, etc.
WR1	Transmit/Receive interrupt and data transfer mode definition.
WR2	Interrupt vector (Channel B only)
WR3	Receive parameters and control
WR4	Transmit/Receive miscellaneous parameters and modes
WR5	Transmit parameters and controls


The status bits of RR0 and RR1 are carefully grouped to simplify status monitoring. For example, when the interrupt vector indicates that a Special Receive Condition interrupt has occurred, all the appropriate error bits can be read from a single register (RR1).

Read Register Functions


RR0	Transmit/Receive buffer status, interrupt status and external status
RR1	Special Receive Condition status
RR2	Modified interrupt vector (Channel B only)

Z-80 DART
Read and Write
Registers

READ REGISTER 0




READ REGISTER 1*




*Used With Special Receive Condition Mode

READ REGISTER 2




**Variable If "Status Affects Vector" Is Programmed


WRITE REGISTER 0




WRITE REGISTER 1




WRITE REGISTER 2 (CHANNEL B ONLY)




WRITE REGISTER 3



WRITE REGISTER 4



WRITE REGISTER 5




Absolute Maximum Ratings	Voltages on all inputs and outputs with respect to GND -0.3 V to +7.0 V Operating Ambient Temperature As Specified in Ordering Information Storage Temperature -65°C to +150°C	Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
---------------------------------	--	---

Test Conditions The characteristics below apply for the following test conditions, unless otherwise noted. All voltages are referenced to GND (0 V). Positive current flows into the referenced pin. Available operating temperature ranges are:

- S* = 0°C to +70°C,
+4.75 V ≤ V_{CC} ≤ +5.25 V
- E* = -40°C to +85°C,
+4.75 V ≤ V_{CC} ≤ +5.25 V
- M* = -55°C to +125°C,
+4.5 V ≤ V_{CC} ≤ +5.5 V


*See Ordering Information section for package temperature range and product number.



DC Characteristics	Symbol	Parameter	Min	Max	Unit	Test Condition
	V _{ILC}	Clock Input Low Voltage	-0.3	+0.45	V	
	V _{IHC}	Clock Input High Voltage	V _{CC} -0.6	+5.5	V	
	V _{IL}	Input Low Voltage	-0.3	+0.8	V	
	V _{IH}	Input High Voltage	+2.0	+5.5	V	
	V _{OL}	Output Low Voltage		+0.4	V	I _{OL} = 2.0 mA
	V _{OH}	Output High Voltage		+2.4	V	I _{OH} = -250 μA
	I _L	Input/3-State Output Leakage Current	-10	+10	μA	0.4 < V < 2.4V
	I _{L(R1)}	R̄1 Pin Leakage Current	-40	+10	μA	0.4 < V < 2.4V
	I _{CC}	Power Supply Current		100	mA	

T_A = 0°C to 70°C, V_{CC} = +5V, ±5%

AC Electrical Charac- teristics




Number	Symbol	Parameter	Z-80 DART		Z-80A DART		Z-80B DART*†	
			Min	Max	Min	Max	Min	Max
1	T _{cC}	Clock Cycle Time	400	4000	250	4000	165	4000
2	T _{wCh}	Clock Width (High)	170	2000	105	2000	70	2000
3	T _{fC}	Clock Fall Time		30		30		15
4	T _{rC}	Clock Rise Time		30		30		15
5	T _{wCl}	Clock Width (Low)	170	2000	105	2000	70	2000
6	T _{sAD(C)}	\overline{CE} , $\overline{C/D}$, $\overline{B/A}$ to Clock ↑ Setup Time	160		145		60	
7	T _{sCS(C)}	\overline{IORQ} , \overline{RD} to Clock ↑ Setup Time	240		115		60	
8	T _{dC(DO)}	Clock ↑ to Data Out Delay		240		220		150
9	T _{sDI(C)}	Data In to Clock ↑ Setup Time (Write or M1 Cycle)	50		50		30	
10	T _{dRD(DOz)}	\overline{RD} ↑ to Data Out Float Delay		230		110		90
11	T _{dI(DOI)}	\overline{IORQ} ↓ to Data Out Delay (INTACK Cycle)	340		160		100	
12	T _{sM1(C)}	$\overline{M1}$ to Clock ↑ Setup Time	210		90		75	
13	T _{sIEI(IO)}	\overline{IEI} to \overline{IORQ} ↓ Setup Time (INTACK Cycle)	200		140		120	
14	T _{dM1(IEO)}	$\overline{M1}$ ↓ to IEO ↓ Delay (interrupt before M1)		300		190		160
15	T _{dIEI(IEOr)}	\overline{IEI} ↓ to IEO ↓ Delay (after ED decode)		150		100		70
16	T _{dIEI(IEOf)}	\overline{IEI} ↓ to IEO ↓ Delay		150		100		70
17	T _{dC(INT)}	Clock ↑ to INT ↓ Delay	200		200		150	
18	T _{dI(W/RWf)}	\overline{IORQ} ↓ or \overline{CE} ↓ to W/RDY ↓ Delay (Wait Mode)	300		210		175	
19	T _{dC(W/RR)}	Clock ↑ to W/RDY ↓ Delay (Ready Mode)	120		120		100	
20	T _{dC(W/RWz)}	Clock ↓ to W/RDY Float Delay (Wait Mode)	150		130		110	

* All timings are preliminary and subject to change

† Units in ns

AC
Electrical
Charac-
teristics
(Continued)



Number	Symbol	Parameter	Z-80 DART		Z-80A DART		Z-80B DART ¹		Notes†
			Min	Max	Min	Max	Min	Max	
1	TwPh	Pulse Width (High)	200		200		200		2
2	TwPl	Pulse Width (Low)	200		200		200		2
3	TcTxC	$\overline{\text{Tx}}\overline{\text{C}}$ Cycle Time	400	∞	400	∞	330	∞	2
4	TwTxCl	$\overline{\text{Tx}}\overline{\text{C}}$ Width (Low)	180	∞	180	∞	100	∞	2
5	TwTxCh	$\overline{\text{Tx}}\overline{\text{C}}$ Width (High)	180	∞	180	∞	100	∞	2
6	TdTxC(TxD)	$\overline{\text{Tx}}\overline{\text{C}}$ ↓ to TxD Delay		400		300		220	2
7	TdTxC(W/RRf)	$\overline{\text{Tx}}\overline{\text{C}}$ ↓ to W/RDY ↓ Delay (Ready Mode)	5	9	5	9	5	9	3
8	TdTxC(INT)	$\overline{\text{Tx}}\overline{\text{C}}$ ↓ to INT ↓ Delay	5	9	5	9	5	9	3
9	TcRxC	$\overline{\text{Rx}}\overline{\text{C}}$ Cycle Time	400	∞	400	∞	330	∞	2
10	TwRxCl	$\overline{\text{Rx}}\overline{\text{C}}$ Width (Low)	180	∞	180	∞	100	∞	2
11	TwRxCh	$\overline{\text{Rx}}\overline{\text{C}}$ Width (High)	180	∞	180	∞	100	∞	2
12	TsRxD(RxC)	RxD to $\overline{\text{Rx}}\overline{\text{C}}$ ↑ Setup Time (x1 Mode)	0		0		0		2
13	ThRxD(RxC)	RxD Hold Time (x1 Mode)	140		140		100		2
14	TdRxC(W/RRf)	$\overline{\text{Rx}}\overline{\text{C}}$ ↑ to W/RDY ↓ Delay (Ready Mode)	10	13	10	13	10	13	3
15	TdRxC(INT)	$\overline{\text{Rx}}\overline{\text{C}}$ ↑ to INT ↓ Delay	10	13	10	13	10	13	3

NOTES

† In all modes, the System Clock rate must be at least five times the maximum data rate. RESET must be active a minimum of one complete clock cycle.

1 Timings are preliminary and subject to change

2 Units in nanoseconds (ns)

3 Units equal to System Clock Periods

Ordering Information	Product Number	Package/ Temp	Speed	Description	Product Number	Package/ Temp	Speed	Description
	Z8470	CE	2.5 MHz	Z80 DART (40-pin)	Z8470A	CS	4.0 MHz	Z80A DART (40-pin)
	Z8470	CM	2.5 MHz	Same as above	Z8470A	DE	4.0 MHz	Same as above
	Z8470	CMB	2.5 MHz	Same as above	Z8470A	DS	4.0 MHz	Same as above
	Z8470	CS	2.5 MHz	Same as above	Z8470A	PE	4.0 MHz	Same as above
	Z8470	DE	2.5 MHz	Same as above	Z8470A	PS	4.0 MHz	Same as above
	Z8470	DS	2.5 MHz	Same as above	Z8470B	CE	6.0 MHz	Z80B DART (40-pin)
	Z8470	PE	2.5 MHz	Same as above	Z8470B	CS	6.0 MHz	Same as above
	Z8470	PS	2.5 MHz	Same as above	Z8470B	DS	6.0 MHz	Same as above
	Z8470A	CE	4.0 MHz	Z80A DART (40-pin)	Z8470B	PS	6.0 MHz	Same as above
	Z8470A	CM	4.0 MHz	Same as above				
	Z8470A	CMB	4.0 MHz	Same as above				

*NOTES: C = Ceramic, D = Cerdip, P = Plastic; E = -40°C to +85°C, M = -55°C to +125°C, MB = -55°C to +125°C with MIL-STD-883 Class B processing, S = 0°C to +70°C.

Z80L

Family

Zilog
*Pioneering the
Microworld*

Z8300 Low Power Z80L® CPU Central Processing Unit

Zilog

Product Specification

September 1983

Features

- The Z80L combines the high performance of the Z80 CPU with extremely low power consumption. It has the identical pinout and instruction set of the Z80. The result is increased reliability and lower system power requirements. This dramatic power savings makes the Z80L a natural choice for both hand-held and battery backup applications.
 - The Z80L CPU is offered in two versions:
Z8300-1—1.0 MHz clock, 15 mA typical current consumption
Z8300-3—2.5 MHz clock, 25 mA typical current consumption
 - The extensive instruction set contains 158 instructions, resulting in sophisticated data handling capabilities. The 78 instructions of the 8080A are included as a subset; 8080A and Z80 Family software compatibility is maintained.

- The Z80L microprocessors and associated family of peripheral controllers are linked by a vectored interrupt system. This system can be daisy-chained to allow implementation of a priority interrupt scheme. Little, if any, additional logic is required for daisy-chaining.
 - Duplicate sets of both general-purpose and flag registers are provided, easing the design and operation of system software. Two 16-bit index registers facilitate program processing of tables and arrays.
 - There are three modes of high-speed interrupt processing: 8080 similar, non-Z80 peripheral device, and Z80 Family peripheral with or without daisy chain.
 - On-chip dynamic memory refresh counter.




Figure 1. Pin Functions




Figure 2. Pin Assignments

General Description

The Z80L CPUs are fourth-generation microprocessors with exceptional computational power. They offer high system throughput and efficient memory utilization combined with extremely low power consumption. The internal registers contain 208 bits of read/write memory that are accessible to the programmer. These registers include two sets of six general-purpose registers which may be used individually as either 8-bit registers or as 16-bit register pairs. In addition, there are two sets of accumulator and flag registers. A group of "Exchange" instructions makes either set of main or alternate registers accessible to the programmer. The alternate set allows operation in foreground-background mode or it may be reserved for very fast interrupt response.

The Z80L also contains a Stack Pointer, Program Counter, two index registers, a Refresh register (counter), and an Interrupt register. The CPU is easy to incorporate into a system since it requires only a single +5 V power

source, all output signals are fully decoded and timed to control standard memory or peripheral circuits, and it is supported by an extensive family of peripheral controllers. The internal block diagram (Figure 3) shows the primary functions of the Z80L processors. Subsequent text provides more detail on the Z80L I/O controller family, registers, instruction set, interrupts and daisy chaining, CPU timing, and low power requirements.

Z80L Low Power Feature. The Z80L Family offers state-of-the-art microprocessor performance with extremely low power consumption. Its low power requirement rivals comparable CMOS microprocessors. The Z80L Family's lower power consumption provides the ability to reduce system power requirements and enables its use in applications not previously possible. The Z80L is very well suited to battery backup applications or to systems operating primarily on batteries in hand-held or portable systems.




Figure 3. Z80L CPU Block Diagram

Z80L Micro-processor Family

The Zilog Z80L microprocessor is the central element of a comprehensive microprocessor product family. This family works together in most applications with minimum requirements for additional logic, facilitating the design of efficient and cost-effective microcomputer-based systems.

The Z80 Family components provide extensive support for the Z80L microprocessor. These are:

- The PIO (Parallel Input/Output) operates in both data-byte I/O transfer mode (with handshaking) and in bit mode (without handshaking). The PIO may be configured to interface with standard parallel peripheral devices such as printers, tape punches, and keyboards.
- The CTC (Counter/Timer Circuit) features four programmable 8-bit counter/timers, each of which has an 8-bit prescaler. Each

of the four channels may be configured to operate in either counter or timer mode.

- The DMA (Direct Memory Access) controller provides dual port data transfer operations and the ability to terminate data transfer as a result of a pattern match.
- The SIO (Serial Input/Output) controller offers two channels. It is capable of operating in a variety of programmable modes for both synchronous and asynchronous communication, including Bi-Synch and SDLC.
- The DART (Dual Asynchronous Receiver/Transmitter) device provides low cost asynchronous serial communication. It has two channels and a full modem control interface.
- These peripherals are also available in a low power version with the exception of the DMA.

Z80L CPU Registers

Figure 4 shows three groups of registers within the Z80L CPU. The first group consists of duplicate sets of 8-bit registers: a principal set and an alternate set (designated by ' [prime], e.g., A'). Both sets consist of the Accumulator Register, the Flag Register, and six general-purpose registers. Transfer of data between these duplicate sets of registers is accomplished by use of "Exchange" instructions. The result is faster response to interrupts and easy, efficient implementation of such versatile programming techniques as background

foreground data processing. The second set of registers consists of six registers with assigned functions. These are the I (Interrupt Register), the R (Refresh Register), the IX and IY (Index Registers), the SP (Stack Pointer), and the PC (Program Counter). The third group consists of two interrupt status flip-flops, plus an additional pair of flip-flops which assists in identifying the interrupt mode at any particular time. Table 1 provides further information on these registers.




Figure 4. CPU Registers

Z80L CPU Registers (Continued)	Register	Size (Bits)	Remarks
A, A'	Accumulator	8	Stores an operand or the results of an operation
F, F'	Flags	8	See Instruction Set
B, B'	General Purpose	8	Can be used separately or as a 16-bit register with C
C, C'	General Purpose	8	See B, above
D, D'	General Purpose	8	Can be used separately or as a 16-bit register with E
E, E'	General Purpose	8	See D, above.
H, H'	General Purpose	8	Can be used separately or as a 16-bit register with L.
L, L'	General Purpose	8	See H, above
			Note. The (B,C), (D,E), and (H,L) sets are combined as follows: B — High byte C — Low byte D — High byte E — Low byte H — High byte L — Low byte
I	Interrupt Register	8	Stores upper eight bits of memory address for vectored interrupt processing.
R	Refresh Register	8	Provides user-transparent dynamic memory refresh. Lower seven bits are automatically incremented and all eight are placed on the address bus during each instruction fetch cycle refresh time.
IX	Index Register	16	Used for indexed addressing.
IY	Index Register	16	Same as IX, above
SP	Stack Pointer	16	Holds address of the top of the stack. See Push or Pop in instruction set.
PC	Program Counter	16	Holds address of next instruction.
IFF ₁ -IFF ₂	Interrupt Enable	Flip-Flops	Set or reset to indicate interrupt status (see Figure 4)
IMFa-IMFb	Interrupt Mode	Flip-Flops	Reflect Interrupt mode (see Figure 4).

Table 1. Z80L CPU Registers

Interrupts: General Operation

The CPU accepts two interrupt input signals: NMI and INT. The NMI is a non-maskable interrupt and has the highest priority. INT is a lower priority interrupt and it requires that interrupts be enabled in software in order to operate. INT can be connected to multiple peripheral devices in a wired-OR configuration.

The Z80L has a single response mode for interrupt service for the non-maskable interrupt. The maskable interrupt, INT, has three programmable response modes available. These are:

- Mode 0 — similar to the 8080 microprocessor.

- Mode 1 — Peripheral Interrupt service, for use with non-8080/Z80 systems.
- Mode 2 — a vectored interrupt scheme, usually daisy-chained, for use with Z80 Family and compatible peripheral devices.

The CPU services interrupts by sampling the NMI and INT signals at the rising edge of the last clock of an instruction. Further interrupt service processing depends upon the type of interrupt that was detected. Details on interrupt responses are shown in the CPU Timing Section.

Non-Maskable Interrupt (NMI). The non-maskable interrupt cannot be disabled by program control and therefore will be accepted all times by the CPU. NMI is usually reserved for servicing only the highest priority type interrupts, such as that for orderly shutdown after power failure has been detected. After recognition of the NMI signal (providing BUSREQ is not active), the CPU jumps to restart location 0066H. Normally, software starting at this address contains the interrupt service routine.

Maskable Interrupt (INT). Regardless of the interrupt mode set by the user, the Z80L response to a maskable interrupt input follows a common timing cycle. After the interrupt has been detected by the CPU (provided that interrupts are enabled and BUSREQ is not active) a special interrupt processing cycle begins. This is a special fetch (M1) cycle in which IORQ becomes active rather than MREQ, as in a normal M1 cycle. In addition, this special M1 cycle is automatically extended by two WAIT states, to allow for the time required to acknowledge the interrupt request and to place the interrupt vector on the bus.

Mode 0 Interrupt Operation. This mode is similar to the 8080 microprocessor interrupt service procedures. The interrupting device places an instruction on the data bus. This is normally a Restart instruction, which will initiate a call to the selected one of eight restart locations in page zero of memory. Unlike the 8080, the Z80 CPU responds to the Call instruction with only one interrupt acknowledge cycle followed by two memory read cycles.

Mode 1 Interrupt Operation. Mode 1 operation is very similar to that for the NMI. The principal difference is that the Mode 1 interrupt has a vector address of 0038H only.

Mode 2 Interrupt Operation. This interrupt mode has been designed to utilize most effectively the capabilities of the Z80L microprocessor and its associated peripheral family. The interrupting peripheral device selects the starting address of the interrupt service routine. It does this by placing an 8-bit vector on the data bus during the interrupt acknowledge cycle. The CPU forms a pointer using this byte as the lower 8 bits and the contents of the I register as the upper 8 bits. This points to an entry in a table of addresses for interrupt service routines. The CPU then calls the routine at that address. This flexibility in selecting the interrupt service routine address

allows the peripheral device to use several different types of service routines. These routines may be located at any available location in memory. Since the interrupting device supplies the low-order byte of the 2-byte vector, bit 0 (A_0) must be a zero.

Interrupt Priority (Daisy Chaining and Nested Interrupts). The interrupt priority of each peripheral device is determined by its physical location within a daisy-chain configuration. Each device in the chain has an interrupt enable input line (IEI) and an interrupt enable output line (IEO), which is fed to the next lower priority device. The first device in the daisy chain has its IEI input hardwired to a High level. The first device has highest priority, while each succeeding device has a corresponding lower priority. This arrangement permits the CPU to select the highest priority interrupt from several simultaneously interrupting peripherals.

The interrupting device disables its IEO line to the next lower priority peripheral until it has been serviced. After servicing, its IEO line is raised, allowing lower priority peripherals to demand interrupt servicing.

The Z80L CPU will nest (queue) any pending interrupts or interrupts received while a selected peripheral is being serviced.

Interrupt Enable/Disable Operation. Two flip-flops, IFF₁ and IFF₂, referred to in the register description are used to signal the CPU interrupt status. Operation of the two flip-flops is described in Table 2. For more details, refer to the *Z80 CPU Technical Manual* and *Z80 Assembly Language Manual*.

Action	IFF ₁	IFF ₂	Comments
CPU Reset	0	0	Maskable interrupt INT disabled
DI instruction execution	0	0	Maskable interrupt INT disabled
EI instruction execution	1	1	Maskable interrupt INT enabled
LD A,I instruction execution	•	•	IFF ₂ → Parity flag
LD A,R instruction execution	•	•	IFF ₂ → Parity flag
Accept NMI	0	IFF ₁	IFF ₁ → IFF ₂ (Maskable interrupt INT disabled)
RETN instruction execution	IFF ₂	•	IFF ₂ → IFF ₁ at completion of an NMI service routine.

Table 2. State of Flip-Flops

Instruction Set

The Z80L microprocessor has one of the most powerful and versatile instruction sets available in any 8-bit microprocessor and identical to that of the Z80. It includes such unique operations as a block move for fast, efficient data transfers within memory or between memory and I/O. It also allows operations on any bit in any location in memory.

The following is a summary of the Z80L instruction set and shows the assembly language mnemonic, the operation, the flag status, and gives comments on each instruction. The *Z80 CPU Technical Manual* (03-0029-XX) and *Assembly Language Programming Manual* (03-0002-XX) contain significantly more details for programming use.

The instructions in Table 2 are divided into the following categories:

- 8-bit loads
- 16-bit loads
- Exchanges, block transfers, and searches
- 8-bit arithmetic and logic operations
- General-purpose arithmetic and CPU control

- 16-bit arithmetic operations
- Rotates and shifts
- Bit set, reset, and test operations
- Jumps
- Calls, returns, and restarts
- Input and output operations

A variety of addressing modes are implemented to permit efficient and fast data transfer between various registers, memory locations, and input/output devices. These addressing modes include:

- Immediate
- Immediate extended
- Modified page zero
- Relative
- Extended
- Indexed
- Register
- Register indirect
- Implied
- Bit

8-Bit Load Group

Mnemonic	Symbolic Operation	Flags				Opcode 76 543 210	No.of Bytes	No.of Cycles	No.of States	Comments
		S	Z	H	P/V					
LD r, r'	r ← r'	•	•	X	•	X	•	•	•	•
LD r, n	r ← n	•	•	X	•	X	•	•	•	•
LD r, (HL)	r ← (HL)	•	•	X	•	X	•	•	•	•
LD r, (IX + d)	r ← (IX + d)	•	•	X	•	X	•	•	•	•
LD r, (IY + d)	r ← (IY + d)	•	•	X	•	X	•	•	•	•
LD (HL), r	(HL) ← r	•	•	X	•	X	•	•	•	•
LD (IX + d), r	(IX + d) ← r	•	•	X	•	X	•	•	•	•
LD (IY + d), r	(IY + d) ← r	•	•	X	•	X	•	•	•	•
LD (HL), n	(HL) ← n	•	•	X	•	X	•	•	•	•
LD (IX + d), n	(IX + d) ← n	•	•	X	•	X	•	•	•	•
LD (IY + d), n	(IY + d) ← n	•	•	X	•	X	•	•	•	•
LD A, (BC)	A ← (BC)	•	•	X	•	X	•	•	•	•
LD A, (DE)	A ← (DE)	•	•	X	•	X	•	•	•	•
LD A, (nn)	A ← (nn)	•	•	X	•	X	•	•	•	•
LD (BC), A	(BC) ← A	•	•	X	•	X	•	•	•	•
LD (DE), A	(DE) ← A	•	•	X	•	X	•	•	•	•
LD (nn), A	(nn) ← A	•	•	X	•	X	•	•	•	•
LD A, I	A ← I	:	:	X	0	X	IFF	0	•	•
LD A, R	A ← R	:	:	X	0	X	IFF	0	•	•
LD I, A	I ← A	•	•	X	•	X	•	•	•	•
LD R, A	R ← A	•	•	X	•	X	•	•	•	•

NOTES r, r' means any of the registers A, B, C, D, E, H, L
IFF the content of the interrupt enable flip flop, (IFF) is copied into the P/V flag

For an explanation of flag notation and symbols for mnemonic tables, see Symbolic Notation section following tables

16-Bit Load Group

Mnemonic	Symbolic Operation	S	Z	Flags	H	P/V	N	C	Opcodes	76 543 210 Hex	No.of Bytes	No.of M Cycles	No.of T States	Comments
LD dd, nn	dd - nn	•	•	X	•	X	•	•	00 dd0 001	— n —	3	3	10	dd 00 Pair
									00 101 101 FD	— n —				BC
									00 100 001 21	— n —				01 DE
									— n —	— n —				10 HL
									00 100 001 21	— n —				11 SP
LD IY, nn	IY - nn	•	•	X	•	X	•	•	11 111 101 FD	— n —	4	4	14	
									00 100 001 21	— n —				
LD HL, (nn)	H - (nn+1)	•	•	X	•	X	•	•	00 101 010 2A	— n —	3	5	16	
	L - (nn)								00 101 010 2A	— n —				
LD dd, (nn)	ddH - (nn+1)	•	•	X	•	X	•	•	11 101 101 ED	— n —	4	6	20	
	ddL - (nn)								01 dd0 011	— n —				
LD IX, (nn)	IXH - (nn+1)	•	•	X	•	X	•	•	11 011 101 DD	— n —	4	6	20	
	IXL - (nn)								00 101 010 2A	— n —				
LD IY, (nn)	IYH - (nn+1)	•	•	X	•	X	•	•	11 111 101 FD	— n —	4	6	20	
	IYL - (nn)								00 101 010 2A	— n —				
LD (nn), HL	(nn+1) - H	•	•	X	•	X	•	•	00 100 010 22	— n —	3	5	16	
	(nn) - L								00 100 010 22	— n —				
LD (nn), dd	(nn+1) - ddH	•	•	X	•	X	•	•	11 101 101 ED	— n —	4	6	20	
	(nn) - ddL								01 dd0 011	— n —				
LD (nn), IX	(nn+1) - IXH	•	•	X	•	X	•	•	11 011 101 DD	— n —	4	6	20	
	(nn) - IXL								00 100 010 22	— n —				
LD (nn), IY	(nn+1) - IYH	•	•	X	•	X	•	•	11 111 101 FD	— n —	4	6	20	
	(nn) - IYL								00 100 010 22	— n —				
LD SP, HL	SP - HL	•	•	X	•	X	•	•	11 111 001 F9	— n —	1	1	6	
LD SP, IX	SP - IX	•	•	X	•	X	•	•	11 011 101 DD	— n —	2	2	10	
LD SP, IY	SP - IY	•	•	X	•	X	•	•	11 111 101 FD	— n —	2	2	10	
PUSH qq	(SP-2) - qqL	•	•	X	•	X	•	•	11 111 001 F9	qq 00 011	1	3	11	qq 00 Pair
	(SP-1) - qqH								11 qq0 101	qq 00 BC				00 BC
	SP - SP - 2									qq 00 DE				01 DE
PUSH IX	(SP-2) - IXL	•	•	X	•	X	•	•	11 011 101 DD	qq 00 HL	2	4	15	qq 00 AF
	(SP-1) - IXH								11 100 101 E5	qq 00 AF				10 HL
PUSH IY	(SP-2) - IYL	•	•	X	•	X	•	•	11 111 101 FD	qq 00 101	2	4	15	
	(SP-1) - IYH								11 100 101 E5	qq 00 101				
POP qq	qqH - (SP+1)	•	•	X	•	X	•	•	11 qq0 001	qq 00 SP	1	3	10	
	qqL - (SP)									qq 00 SP				
	SP - SP + 2									qq 00 SP + 2				
POP IX	IXH - (SP+1)	•	•	X	•	X	•	•	11 011 101 DD	qq 00 SP + 2	2	4	14	
	IXL - (SP)								11 100 001 E1	qq 00 SP + 2				
POP IY	IYH - (SP+1)	•	•	X	•	X	•	•	11 111 101 FD	IYH - (SP)	2	4	14	
	IYL - (SP)								11 100 001 E1	IYH - (SP)				
	SP - SP + 2									SP - SP + 2				

NOTES dd is any of the register pairs BC, DE, HL, SP
 qq is any of the register pairs AF, BC, DE, HL
 (PAIR)_H, (PAIR)_L refer to high order and low order eight bits of the register pair respectively,
 e.g., BC_L = C, AF_H = A

Exchange, Block Transfer, Block Search Groups

EX DE, HL	DE - HL	•	•	X	•	X	•	•	11 101 011 EB	1	1	4	
EX AF, AF'	AF - AF'	•	•	X	•	X	•	•	00 001 000 08	1	1	4	
EXX	BC - BC'	•	•	X	•	X	•	•	11 011 001 D9	1	1	4	Register bank and auxiliary register bank exchange
	DE - DE'												
	HL - HL'												
EX (SP), HL	H - (SP+1)	•	•	X	•	X	•	•	11 100 011 E3	1	5	19	
	L - (SP)												
EX (SP), IX	IXH - (SP+1)	•	•	X	•	X	•	•	11 011 101 DD	2	6	23	
	IXL - (SP)								11 100 011 E3				
EX (SP), IY	IYH - (SP+1)	•	•	X	•	X	•	•	11 111 101 FD	2	6	23	
	IYL - (SP)								11 100 011 E3				
LDI	(DE) - (HL)	•	•	X	0	X	t	0	11 101 101 ED	2	4	16	Load (HL) into (DE), increment the pointers and decrement the byte counter (BC)
	DE - DE+1								10 100 000 A0				
	HL - HL+1												
	BC - BC-1												
LDI	(DE) - (HL)	•	•	X	0	X	0	0	11 101 101 ED	2	5	21	If BC ≠ 0
	DE - DE+1								10 110 000 B0	2	4	16	If BC = 0
	HL - HL+1												
	BC - BC-1												
	Repeat until BC = 0												

NOTE ① P/V flag is 0 if the result of BC - 1 = 0, otherwise P/V = 1

Exchange, Block Transfer, Block Search Groups (Continued)	Mnemonic	Symbolic Operation	S	Z	Flags	H	P/V	N	C	Opcode 76 543 210 Hex	No.of Bytes	No.of M Cycles	No.of T States	Comments	
	LDD	(DE) ← (HL) DE ← DE - 1 HL ← HL - 1 BC ← BC - 1	•	•	X	0	X	:	0	•	11 101 101 ED 10 101 000 A8	2	4	16	①
	LDDR	(DE) ← (HL) DE ← DE - 1 HL ← HL - 1 BC ← BC - 1 Repeat until BC = 0	•	•	X	0	X	0	0	•	11 101 101 ED 10 111 000 B8	2	5	21	If BC ≠ 0 If BC = 0
	CPI	A ← (HL) HL ← HL + 1 BC ← BC - 1	†	†	X	†	X	†	1	•	11 101 101 ED 10 100 001 A1	2	4	16	② ①
	CPIR	A ← (HL) HL ← HL + 1 BC ← BC - 1 Repeat until A = (HL) or BC = 0	†	†	X	†	X	†	1	•	11 101 101 ED 10 110 001 B1	2	5	21	If BC ≠ 0 and A = (HL) If BC = 0 or A = (HL)
	CPD	A ← (HL) HL ← HL - 1 BC ← BC - 1	†	†	X	†	X	†	1	•	11 101 101 ED 10 101 001 A9	2	4	16	③ ①
	CPDR	A ← (HL) HL ← HL - 1 BC ← BC - 1 Repeat until A = (HL) or BC = 0	†	†	X	†	X	†	1	•	11 101 101 ED 10 111 001 B9	2	5	21	If BC ≠ 0 and A ≠ (HL) If BC = 0 or A = (HL)

NOTES ① P/V flag is 0 if the result of BC - 1 = 0, otherwise P/V = 1

② P/V flag is 0 at completion of instruction only

③ Z flag is 1 if A = (HL), otherwise Z = 0

8-Bit Arithmetic and Logical Group	Mnemonic	Symbolic Operation	S	Z	Flags	H	P/V	N	C	Opcode 76 543 210 Hex	No.of Bytes	No.of M Cycles	No.of T States	Comments	
	ADD A, r	A ← A + r	†	†	X	†	X	V	0	†	10 [000] r	1	1	4	r Reg
	ADD A, n	A ← A + n	†	†	X	†	X	V	0	†	11 [000] 110 — n —	2	2	7	000 B 001 C 010 D
	ADD A, (HL)	A ← A + (HL)	†	†	X	†	X	V	0	†	10 [000] 110	1	2	7	011 E
	ADD A, (IX+d)	A ← A + (IX+d)	†	†	X	†	X	V	0	†	11 011 101 DD 10 [000] 110 — d —	3	5	19	100 H 101 L 111 A
	ADD A, (IY+d)	A ← A + (IY+d)	†	†	X	†	X	V	0	†	11 111 101 FD 10 [000] 110 — d —	3	5	19	
	ADC A, s	A ← A+s+CY	†	†	X	†	X	V	0	†	[001]				s is any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instruction
	SUB s	A ← A-s	†	†	X	†	X	V	1	†	[010]				
	SBC A, s	A ← A-s-CY	†	†	X	†	X	V	1	†	[011]				
	AND s	A ← A & s	†	†	X	1	X	P	0	0	[100]				
	OR s	A ← A ∨ s	†	†	X	0	X	P	0	0	[110]				
	XOR s	A ← A ⊕ s	†	†	X	0	X	P	0	0	[101]				
	CP s	A-s	†	†	X	†	X	V	1	†	[111]				
	INC r	r ← r + 1	†	†	X	†	X	V	0	•	00 r [100]	1	1	4	
	INC (HL)	(HL) ← (HL) + 1	†	†	X	†	X	V	0	•	00 110 [100]	1	3	11	
	INC (IX+d)	(IX+d) ← (IX+d) + 1	†	†	X	†	X	V	0	•	11 011 101 DD 00 110 [100] — d —	3	6	23	
	INC (IY+d)	(IY+d) ← (IY+d) + 1	†	†	X	†	X	V	0	•	11 111 101 FD 00 110 [100] — d —	3	6	23	
	DEC m	m ← m - 1	†	†	X	†	X	V	1	•	[101]				m is any of r, (HL), (IX+d), (IY+d) as shown for INC DEC same format and states as INC Replace [100] with [101] in opcode

General-Purpose Arithmetic and CPU Control Groups

Mnemonic	Symbolic Operation	S	Z	H	P/V	N	C	Opcode 76 543 210 Hex	No. of Bytes	No. of M	No. of T	Comments		
DAA	Converts acc content into packed BCD following add or subtract with packed BCD operands	i	i	X	i	X	P	•	i	00 100 111 27	1	1	4	Decimal adjust accumulator
CPL	A - Ā	•	•	X	1	X	•	1	•	00 101 111 2F	1	1	4	Complement accumulator (one's complement)
NEG	A - 0 - A	i	i	X	i	X	V	1	i	11 101 101 ED 01 000 100 44	2	2	8	Negate acc (two's complement)
CCF	CY - CȲ	•	•	X	X	X	•	0	i	00 111 111 3F	1	1	4	Complement carry flag
SCF	CY - 1	•	•	X	0	X	•	0	1	00 110 111 37	1	1	4	Set carry flag
NOP	No operation	•	•	X	•	X	•	•	•	00 000 000 00	1	1	4	
HALT	CPU halted	•	•	X	•	X	•	•	•	01 110 110 76	1	1	4	
DI *	IFF - 0	•	•	X	•	X	•	•	•	11 101 011 F3	1	1	4	
EI *	IFF - 1	•	•	X	•	X	•	•	•	11 111 011 FB	1	1	4	
IM 0	Set interrupt mode 0	•	•	X	•	X	•	•	•	11 101 101 ED	2	2	8	
IM 1	Set interrupt mode 1	•	•	X	•	X	•	•	•	01 000 110 46				
IM 2	Set interrupt mode 2	•	•	X	•	X	•	•	•	11 101 101 ED	2	2	8	
										01 010 110 56				
										01 011 110 9E				

NOTES IFF indicates the interrupt enable flip flop
CY indicates the carry flip flop
* indicates interrupts are not sampled at the end of EI or DI

16-Bit Arithmetic Group

ADD HL, ss	HL - HL + ss	•	•	X	X	X	•	0	i	00 ss1 001	1	3	11	ss Reg 00 BC 01 DE 10 HL 11 SP
ADC HL, ss	HL - HL + ss + CY	i	i	X	X	X	V	0	i	11 101 101 ED 01 ss1 010	2	4	15	
SBC HL, ss	HL - HL - ss - CY	i	i	X	X	X	V	1	i	11 101 101 ED 01 ss0 010	2	4	15	
ADD IX, pp	IX - IX + pp	•	•	X	X	X	•	0	i	11 011 101 DD 01 pp1 001	2	4	15	pp Reg 00 BC 01 DE 10 IX 11 SP
ADD IY, rr	IY - IY + rr	•	•	X	X	X	•	0	i	11 111 101 FD 00 rr1 001	2	4	15	rr Reg 00 BC 01 DE 10 IY 11 SP
INC ss	ss - ss + 1	•	•	X	•	X	•	•	•	00 ss0 011	1	1	6	
INC IX	IX - IX + 1	•	•	X	•	X	•	•	•	11 011 101 DD	2	2	10	
INC IY	IY - IY + 1	•	•	X	•	X	•	•	•	00 100 011 23				
DEC ss	ss - ss - 1	•	•	X	•	X	•	•	•	11 111 101 FD	2	2	10	
DEC IX	IX - IX - 1	•	•	X	•	X	•	•	•	00 ss1 011	1	1	6	
DEC IY	IY - IY - 1	•	•	X	•	X	•	•	•	11 011 101 DD	2	2	10	
										00 101 011 2B				
										00 111 011 2B				
										00 101 011 2B				

NOTES ss is any of the register pairs BC, DE, HL, SP
pp is any of the register pairs BC, DE, IX, SP
rr is any of the register pairs BC, DE, IY, SP

Rotate and Shift Group

RLCA		•	•	X	0	X	•	0	i	00 000 111 07	1	1	4	Rotate left circular accumulator
RLA		•	•	X	0	X	•	0	i	00 010 111 17	1	1	4	Rotate left accumulator
RRCA		•	•	X	0	X	•	0	i	00 001 111 0F	1	1	4	Rotate right circular accumulator
RRA		•	•	X	0	X	•	0	i	00 011 111 1F	1	1	4	Rotate right accumulator
RLC r		i	i	X	0	X	P	0	i	11 001 011 CB 00 000 r	2	2	8	Rotate left circular register r
RLC (HL)		i	i	X	0	X	P	0	i	11 001 011 CB 00 000 110	2	4	15	r Reg 000 B 001 C 010 D 011 E 100 H 101 L 111 A
RLC (IX+d)		i	i	X	0	X	P	0	i	11 011 101 DD 11 001 011 CB 00 000 110	4	6	23	
RLC (IY+d)		i	i	X	0	X	P	0	i	11 111 101 FD 11 001 011 CB 00 000 110	4	6	23	
RL m		i	i	X	0	X	P	0	i	00 000 110 D10				Instruction format and states are as shown for RLC's To form new opcode replace 000 or RLC's with shown code
RRC m		i	i	X	0	X	P	0	i	001				

Rotate and Shift Group (Continued)

Mnemonic	Symbolic Operation	S	Z	H	P/V	N	C	Opcodes	No. of Bytes	No. of M Cycles	No. of T States	Comments	
		7	6	5	4	3	2	1	Hex				
RR m		1	1	X	0	X	P	0	11				
SLA m		1	1	X	0	X	P	0	100				
SRA m		1	1	X	0	X	P	0	101				
SRL m		1	1	X	0	X	P	0	111				
RLD		1	1	X	0	X	P	0	11 101 101 ED 01 101 111 6F	2	5	18	Rotate digit left and right between the accumulator and location (HL)
RRD		1	1	X	0	X	P	0	11 101 101 ED 01 100 111 67	2	5	18	The content of the upper half of the accumulator is unaffected

Bit Set, Reset and Test Group

BIT b, r	$Z \leftarrow \bar{r}_b$	X	1	X	1	X	X	0	•	11 001 011 CB 01 b r	2	2	8	<u>r Reg</u>
BIT b, (HL)	$Z \leftarrow (\bar{HL})_b$	X	1	X	1	X	X	0	•	11 001 011 CB 01 b 110	2	3	12	000 B 001 C 010 D
BIT b, (IX+d) _b	$Z \leftarrow (\bar{IX+d})_b$	X	1	X	1	X	X	0	•	11 011 101 DD 11 001 011 CB - d - 01 b 110	4	5	20	011 E 100 H 101 L 111 A
BIT b, (IY+d) _b	$Z \leftarrow (\bar{IY+d})_b$	X	1	X	1	X	X	0	•	11 111 101 FD 11 001 011 CB - d - 01 b 110	4	5	20	000 0 001 1 010 2 011 3 100 4 101 5 110 6 111 7
SET b, r	$r_b = 1$	•	•	X	•	X	•	•	•	11 001 011 CB 11 b r	2	2	8	
SET b, (HL)	$(HL)_b = 1$	•	•	X	•	X	•	•	•	11 001 011 CB 11 b 110	2	4	15	
SET b, (IX+d)	$(IX+d)_b = 1$	•	•	X	•	X	•	•	•	11 011 101 DD 11 001 011 CB - d - 11 b 110	4	6	23	
SET b, (IY+d)	$(IY+d)_b = 1$	•	•	X	•	X	•	•	•	11 111 101 FD 11 001 011 CB - d - 11 b 110	4	6	23	
RES b, m	$m_b = 0$ $m = r, (HL), (IX+d), (IY+d)$	•	•	X	•	X	•	•	•	10				To form new opcode replace [1] of SET b, s with [10] Flags and time states for SET instruction

NOTES The notation m_b indicates bit b (0 to 7) or location m

Jump Group

JP nn	$PC \leftarrow nn$	•	•	X	•	X	•	•	•	11 000 011 C3 - n - - n -	3	3	10	
JP cc, nn	If condition cc is true $PC \leftarrow nn$, otherwise continue	•	•	X	•	X	•	•	•	11 cc 010 - n - - n -	3	3	10	<u>cc Condition</u> 000 NZ non-zero 001 Z zero 010 NC non-carry 011 C carry 100 PO parity odd 101 PE parity even 110 P sign positive
JR e	$PC \leftarrow PC + e$	•	•	X	•	X	•	•	•	00 011 000 18 - e - 2 -	2	3	12	111 M sign negative
JR C, e	If $C = 0$, continue If $C = 1$, $PC \leftarrow PC + e$	•	•	X	•	X	•	•	•	00 111 000 38 - e - 2 -	2	2	7	If condition not met
JR NC, e	If $C = 1$, continue If $C = 0$, $PC \leftarrow PC + e$	•	•	X	•	X	•	•	•	00 110 000 30 - e - 2 -	2	2	7	If condition not met
JP Z, e	If $Z = 0$, continue If $Z = 1$, $PC \leftarrow PC + e$	•	•	X	•	X	•	•	•	00 101 000 28 - e - 2 -	2	2	7	If condition not met
JR NZ, e	If $Z = 1$, $PC \leftarrow PC + e$ If $Z = 0$, continue	•	•	X	•	X	•	•	•	00 100 000 20 - e - 2 -	2	2	7	If condition not met.
JP (HL)	$PC \leftarrow HL$	•	•	X	•	X	•	•	•	11 101 001 E9	1	1	4	
JP (IX)	$PC \leftarrow IX$	•	•	X	•	X	•	•	•	11 011 101 DD 11 101 001 E9	2	2	8	

Jump Group (Continued)

Mnemonic	Symbolic Operation	S	Z	Flags	P/V	N	C	Opcode	No. of Bytes	No. of M Cycles	No. of T States	Comments
				H				76 543 210 Hex				
JP (IY)	PC = IY	•	•	X	•	X	•	•	11 111 101 FD	2	2	8
DJNZ, e	B = B - 1 If B = 0, continue If B ≠ 0, PC = PC + e	•	•	X	•	X	•	•	11 101 001 E9 — e - 2 —	2	2	8

NOTES e represents the extension in the relative addressing mode
e is a signed two's complement number in the range < -126, 129 >
e - 2 in the opcode provides an effective address of pc + e as PC is incremented
by 2 prior to the addition of e

Call and Return Group

CALL nn	(SP - 1) - PC _H (SP - 2) - PC _L PC - nn	•	•	X	•	X	•	•	11 001 101 CD — n — — n —	3	5	17
CALL cc, nn	If condition cc is false continue, otherwise same as CALL nn	•	•	X	•	X	•	•	11 cc 100 — n — — n —	3	3	10
RET	PC _L - (SP) PC _H - (SP + 1)	•	•	X	•	X	•	•	11 001 001 C9	1	3	10
RET cc	If condition cc is false continue, otherwise same as RET	•	•	X	•	X	•	•	11 cc 000	1	1	5
RETI	Return from interrupt	•	•	X	•	X	•	•	11 101 101 ED	2	4	14
RETN ¹	Return from non-maskable interrupt	•	•	X	•	X	•	•	11 101 101 ED 01 000 101 45	2	4	14
RST p	(SP - 1) - PC _H (SP - 2) - PC _L PC _H = 0 PC _L = p	•	•	X	•	X	•	•	11 t 111	1	3	11
									t p 000 00H 001 08H 010 10H 011 18H 100 20H 101 28H 110 30H 111 38H			

NOTE ¹ RETN loads IFF₂ - IFF₁

Input and Output Group

IN A, (n)	A - (n)	•	•	X	•	X	•	•	11 011 011 DB — n —	2	3	11	n to A ₀ ~ A ₇ Acc. to A ₈ ~ A ₁₅	
IN r, (C)	r - (C) if r = 110 only the flags will be affected	i	i	X	i	X	P	0	11 101 101 ED 01 r 000	2	3	12	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅	
INI	(HL) - (C) B = B - 1 HL = HL + 1	X	i	X	X	X	X	1	X	11 101 101 ED 10 100 010 A2	2	4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
INIR	(HL) - (C) B = B - 1 HL = HL - 1 Repeat until B = 0	X	i	X	X	X	X	1	X	11 101 101 ED 10 110 010 B2	2	5 4	21 16	(If B ≠ 0) (If B = 0) C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
IND	(HL) - (C) B = B - 1 HL = HL - 1	X	i	X	X	X	X	1	X	11 101 101 ED 10 101 010 AA	2	4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
INDR	(HL) - (C) B = B - 1 HL = HL - 1 Repeat until B = 0	X	i	X	X	X	X	1	X	11 101 101 ED 10 111 010 BA	2	5 4	21 16	(If B ≠ 0) (If B = 0) C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
OUT (n), A	(n) - A	•	•	X	•	X	•	•	11 010 011 D3 — n —	2	3	11	n to A ₀ ~ A ₇ Acc. to A ₈ ~ A ₁₅	
OUT (C), r	(C) - r	•	•	X	•	X	•	•	11 101 101 ED 01 r 001	2	3	12	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅	
OUTI	(C) - (HL) B = B - 1 HL = HL + 1	X	i	X	X	X	X	1	X	11 101 101 ED 10 100 011 A3	2	4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
OTIR	(C) - (HL) B = B - 1 HL = HL + 1 Repeat until B = 0	X	i	X	X	X	X	1	X	11 101 101 ED 10 110 011 B3	2	5 4	21 16	(If B ≠ 0) (If B = 0) C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
OUTD	(C) - (HL) B = B - 1 HL = HL - 1	X	i	X	X	X	X	1	X	11 101 101 ED 10 101 011 AB	2	4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅

NOTE ① If the result of B - 1 is zero the Z flag is set, otherwise it is reset

② Z flag is set upon instruction completion only

Input and Output Group (Continued)	Mnemonic	Symbolic Operation	Flags			Opcode 76 543 210 Hex	No.of Bytes	No.of M Cycles	No.of T States	Comments
			S	Z	H					
	OTDR	(C) – (HL) B – B – 1 HL – HL – 1 Repeat until B = 0	X	I	X	X	X	I	X	11 101 101 ED 10 111 011 2 (If B ≠ 0) 4 (If B = 0)

Summary of Flag Operation

Instruction	S	Z	H	P/V	N	C	Comments	
ADD A, s, ADC A, s	I	I	X	I	X	V	0	8-bit add or add with carry
SUB s, SBC A, s, CP s, NEG	I	I	X	I	X	V	1	8-bit subtract, subtract with carry, compare and negate accumulator
AND s	I	I	X	I	X	P	0	{ Logical operations
OR s, XOR s	I	I	X	O	X	P	0	
INC s	I	I	X	I	X	V	0	• 8-bit increment
DEC s	I	I	X	I	X	V	1	• 8-bit decrement
ADD DD, ss	•	•	X	X	X	P	0	16-bit add
ADC HL, ss	I	I	X	X	X	V	0	16-bit add with carry
SBC HL, ss	I	I	X	X	X	V	1	16-bit subtract with carry
RLA, RLCA, RRA, RRCA	•	•	X	O	X	P	0	Rotate accumulator
RL m, RLC m, RR m,	I	I	X	O	X	P	1	Rotate and shift locations
RRC m, SLA m,								
SRA m, SRL m								
RLD, RRD	I	I	X	O	X	P	0	• Rotate digit left and right
DAA	I	I	X	I	X	P	•	Decimal adjust accumulator
CPL	•	•	X	I	X	•	1	Complement accumulator
SCF	•	•	X	O	X	•	0	Set carry
CCF	•	•	X	X	X	•	0	Complement carry
IN r (C)	I	I	X	O	X	P	0	Input register indirect
INI, IND, OUTI, OUTD	X	I	X	X	X	X	1	{ Block input and output Z = 0 if B ≠ 0 otherwise Z = 0
INIR, INDR, OTIR, OTDR	X	I	X	X	X	X	1	
LDI, LDD	X	X	X	O	X	I	0	{ Block transfer instructions P/V = 1 if BC ≠ 0, otherwise P/V = 0
LDIR, LLDR	X	X	X	O	X	P	0	
CPI, CPIR, CPD, CPDR	X	I	X	X	X	I	1	{ Block search instructions Z = 1 if A = (HL), otherwise Z = 0 P/V = 1 if BC ≠ 0, otherwise P/V = 0
LD A, I, LD A, R	I	I	X	O	X	IFF	0	The content of the interrupt enable flip-flop (IFF) is copied into the P/V flag
BIT b, s	X	I	X	I	X	X	0	• The state of bit b of location s is copied into the Z flag

Symbolic Notation

Symbol	Operation	Symbol	Operation
S	Sign flag S = 1 if the MSB of the result is 1.	t	The flag is affected according to the result of the operation.
Z	Zero flag. Z = 1 if the result of the operation is 0.	•	The flag is unchanged by the operation.
P/V	Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, P/V = 1 if the result of the operation is even, P/V = 0 if result is odd. If P/V holds overflow, P/V = 1 if the result of the operation produced an overflow.	0	The flag is reset by the operation.
H	Half-carry flag. H = 1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator.	1	The flag is set by the operation
N	Add/Subtract flag N = 1 if the previous operation was a subtract.	X	The flag is a "don't care"
H & N	H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format.	V	P/V flag affected according to the overflow result of the operation.
C	Carry/Link flag C = 1 if the operation produced a carry from the MSB of the operand or result.	P	P/V flag affected according to the parity result of the operation.
		r	Any one of the CPU registers A, B, C, D, E, H, L.
		s	Any 8-bit location for all the addressing modes allowed for the particular instruction.
		ss	Any 16-bit location for all the addressing modes allowed for that instruction.
		ii	Any one of the two index registers IX or IY.
		R	Refresh counter.
		n	8-bit value in range < 0, 255 >.
		nn	16-bit value in range < 0, 65535 >.

Pin Descriptions	A₀-A₁₅. Address Bus (output, active High, 3-state). A ₀ -A ₁₅ form a 16-bit address bus. The Address Bus provides the address for memory data bus exchanges (up to 64K bytes) and for I/O device exchanges.	placed on the data bus.
	BUSACK. Bus Acknowledge (output, active Low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR have entered their high-impedance states. The external circuitry can now control these lines.	M₁. Machine Cycle One (output, active Low). M ₁ , together with MREQ, indicates that the current machine cycle is the opcode fetch cycle of an instruction execution. M̄ ₁ , together with IORQ, indicates an interrupt acknowledge cycle.
	BUSREQ. Bus Request (input, active Low). Bus Request has a higher priority than NMI and is always recognized at the end of the current machine cycle. BUSREQ forces the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR to go to a high-impedance state so that other devices can control these lines. BUSREQ is normally wire-ORed and requires an external pullup for these applications. Extended BUSREQ periods due to extensive DMA operations can prevent the CPU from properly refreshing dynamic RAMs.	MREQ. Memory Request (output, active Low, 3-state). MREQ indicates that the address bus holds a valid address for a memory read or memory write operation.
	D₀-D₇. Data Bus (input/output, active High, 3-state). D ₀ -D ₇ constitute an 8-bit bidirectional data bus, used for data exchanges with memory and I/O.	NMI. Non-Maskable Interrupt (input, negative edge-triggered). NMI has a higher priority than INT. NMI is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop, and automatically forces the CPU to restart at location 0066H.
	HALT. Halt State (output, active Low). HALT indicates that the CPU has executed a Halt instruction and is awaiting either a non-maskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOPs to maintain memory refresh.	RD. Read (output, active Low, 3-state). RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.
	INT. Interrupt Request (input, active Low). Interrupt Request is generated by I/O devices. The CPU honors a request at the end of the current instruction if the internal software-controlled interrupt enable flip-flop (IFF) is enabled. INT is normally wire-ORed and requires an external pullup for these applications.	RESET. Reset (input, active Low). RESET initializes the CPU as follows: it resets the interrupt enable flip-flop, clears the PC and Registers I and R, and sets the interrupt status to Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go to the inactive state. Note that RESET must be active for a minimum of three full clock cycles before the reset operation is complete.
	IORQ. Input/Output Request (output, active Low, 3-state). IORQ indicates that the lower half of the address bus holds a valid I/O address for an I/O read or write operation. IORQ is also generated concurrently with M ₁ during an interrupt acknowledge cycle to indicate that an interrupt response vector can be	RFSH. Refresh (output, active Low). RFSH, together with MREQ, indicates that the lower seven bits of the system's address bus can be used as a refresh address to the system's dynamic memories.
		WAIT. Wait (input, active Low). WAIT indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter a Wait state as long as this signal is active. Extended WAIT periods can prevent the CPU from refreshing dynamic memory properly.
		WR. Write (output, active Low, 3-state). WR indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location.

CPU Timing


The CPU executes instructions by proceeding through a specific sequence of operations:

- Memory read or write
- I/O device read or write
- ~~Temporary hold address~~

The basic clock period is referred to as a T time or cycle, and three or more T cycles make up a machine cycle (M1, M2 or M3 for instance). Machine cycles can be extended either by the CPU automatically inserting one or more Wait states or by the insertion of one or more Wait states by the user.

Instruction Opcode Fetch. The CPU places the contents of the Program Counter (PC) on the address bus at the start of the cycle (Figure 5). Approximately one-half clock cycle later, MREQ goes active. When active, RD indicates that the memory data can be enabled onto the CPU data bus.

The CPU samples the \overline{WAIT} input with the falling edge of clock state T_2 . During clock states T_3 and T_4 of an M1 cycle dynamic RAM refresh can occur while the CPU starts decoding and executing the instruction. When the Refresh Control signal becomes active, refreshing of dynamic memory can take place.



NOTE: T_W —Wait cycle added when necessary for slow ancillary devices

Figure 5. Instruction Opcode Fetch

Memory Read or Write Cycles. Figure 6 shows the timing of memory read or write cycles other than an opcode fetch (MI) cycle. The MREQ and RD signals function exactly as in the fetch cycle. In a memory write cycle, the address bus is stable during the entire cycle. The WR signal is active during the entire cycle, and the data bus is stable during the entire cycle.

MREQ also becomes active when the address bus is stable. The WR line is active when the data bus is stable, so that it can be used directly as an R/W pulse to most semiconductor memories.





Figure 6. Memory Read or Write Cycles

Input or Output Cycles. Figure 7 shows the timing for an I/O read or I/O write operation. During I/O operations, the CPU automatically

inserts a single Wait state (T_w). This extra Wait state allows sufficient time for an I/O port to decode the address from the port address lines.




NOTE T_w^* = One Wait cycle automatically inserted by CPU

Figure 7. Input or Output Cycles

Interrupt Request/Acknowledge Cycle. The CPU samples the interrupt signal with the rising edge of the last clock cycle at the end of any instruction (Figure 8). When an interrupt is accepted, a special M1 cycle is generated.

During this M1 cycle, IORQ becomes active (instead of MREQ) to indicate that the interrupting device can place an 8-bit vector on the data bus. The CPU automatically adds two Wait states to this cycle.



NOTE 1) T_{I_i} = Last state of previous instruction


2) Two Wait cycles automatically inserted by CPU(*)

Figure 8. Interrupt Request/Acknowledge Cycle

Non-Maskable Interrupt Request Cycle.

$\overline{\text{NMI}}$ is sampled at the same time as the maskable interrupt input $\overline{\text{INT}}$ but has higher priority and cannot be disabled under software control. The subsequent timing is similar to

that of a normal memory read operation except that data put on the bus by the memory is ignored. The CPU instead executes a restart (RST) operation and jumps to the $\overline{\text{NMI}}$ service routine located at address 0066H (Figure 9).




* Although $\overline{\text{NMI}}$ is an asynchronous input, to guarantee its being recognized on the following machine cycle, $\overline{\text{NMI}}$'s falling edge

must occur no later than the rising edge of the clock cycle preceding T_{LAST}

Figure 9. Non-Maskable Interrupt Request Operation

Bus Request/Acknowledge Cycle. The CPU samples BUSREQ with the rising edge of the last clock period of any machine cycle (Figure 10). If BUSREQ is active, the CPU sets its address, data, and MREQ, IORQ, RD, and WR

lines to a high-impedance state with the rising edge of the next clock pulse. At that time, any external device can take control of these lines, usually to transfer data between memory and I/O devices.




NOTE T_L = Last state of any M cycle

T_X = An arbitrary clock cycle used by requesting device

Figure 10. Z-BUS Request/Acknowledge Cycle

Halt Acknowledge Cycle. When the CPU receives a HALT instruction, it executes NOP states until either an INT or NMI input is

received. When in the Halt state, the HALT output is active and remains so until an interrupt is processed (Figure 11).



NOTE INT will also force a Halt exit

*See note, Figure 9.

Figure 11. Halt Acknowledge Cycle

Reset Cycle. RESET must be active for at least three clock cycles for the CPU to properly accept it. As long as RESET remains active, the address and data buses float, and the control outputs are inactive. Once RESET goes

inactive, two internal T cycles are consumed before the CPU resumes normal processing operation. RESET clears the PC register, so the first opcode fetch will be to location 0000 (Figure 12).




Figure 12. Reset Cycle

**AC
Charac-
teristics†**

Number	Symbol	Parameter	Z8300-1 (1.0 MHz)		Z8300-3 (2.5 MHz)	
			Min (ns)	Max (ns)	Min (ns)	Max (ns)
1	T _{cC}	Clock Cycle Time	1000*		400*	
2	T _{wCh}	Clock Pulse Width (High)	470*		180*	
3	T _{wCl}	Clock Pulse Width (Low)	470	2000	180	2000
4	T _{fC}	Clock Fall Time	—	30	—	30
5	— T _{rC} —	Clock Rise Time	—	30	—	30
6	T _{dCr(A)}	Clock ↓ to Address Valid Delay	—	380	—	145
7	T _{dA(MREQf)}	Address Valid to $\overline{\text{MREQ}}$ ↓ Delay	370*	—	125*	—
8	T _{dCf(MREQf)}	Clock ↓ to $\overline{\text{MREQ}}$ ↓ Delay	—	260	—	100
9	T _{dCr(MREQr)}	Clock ↑ to $\overline{\text{MREQ}}$ ↑ Delay	—	260	—	100
10	— T _{wMREQh} —	$\overline{\text{MREQ}}$ Pulse Width (High)	410*		170*	
11	T _{wMREQl}	$\overline{\text{MREQ}}$ Pulse Width (Low)	890*	—	360*	—
12	T _{dCf(MREQr)}	Clock ↓ to $\overline{\text{MREQ}}$ ↑ Delay	—	260	—	100
13	T _{dCf(RDf)}	Clock ↓ to $\overline{\text{RD}}$ ↓ Delay	—	340	—	130
14	T _{dCr(RDr)}	Clock ↑ to $\overline{\text{RD}}$ ↑ Delay	—	260	—	100
15	— T _{sD(Cr)} —	Data Setup Time to Clock ↓	140		50	
16	T _{hD(RDr)}	Data Hold Time to $\overline{\text{RD}}$ ↑	—	0	—	0
17	T _{sWAIT(Cf)}	WAIT Setup Time to Clock ↓	190	—	70	—
18	T _{hWAIT(Cf)}	WAIT Hold Time after Clock ↓	—	0	—	0
19	T _{dCr(M1f)}	Clock ↑ to $\overline{\text{M1}}$ ↓ Delay	—	340	—	130
20	— T _{dCr(M1r)} —	Clock ↑ to $\overline{\text{M1}}$ ↑ Delay	—	340	—	130
21	T _{dCr(RFSHf)}	Clock ↑ to $\overline{\text{RFSH}}$ ↓ Delay	—	460	—	180
22	T _{dCr(RFSHr)}	Clock ↑ to $\overline{\text{RFSH}}$ ↑ Delay	—	390	—	150
23	T _{dCf(RDr)}	Clock ↓ to $\overline{\text{RD}}$ ↓ Delay	—	290	—	110
24	T _{dCr(RDf)}	Clock ↑ to $\overline{\text{RD}}$ ↓ Delay	—	260	—	100
25	— T _{sD(Cf)} —	Data Setup to Clock ↓ during M_2, M_3, M_4 or M_5 Cycles	160		60	
26	T _{dA(IORQf)}	Address Stable prior to $\overline{\text{IORQ}}$ ↓	790*	—	320*	—
27	T _{dCr(IORQf)}	Clock ↑ to $\overline{\text{IORQ}}$ ↓ Delay	—	240	—	90
28	T _{dCf(IORQr)}	Clock ↓ to $\overline{\text{IORQ}}$ ↑ Delay	—	290	—	110
29	T _{dD(WRf)}	Data Stable prior to $\overline{\text{WR}}$ ↓	470*	—	190*	—
30	— T _{dCf(WRf)} —	Clock ↓ to $\overline{\text{WR}}$ ↓ Delay	—	240	—	90
31	T _{wWR}	$\overline{\text{WR}}$ Pulse Width	890*	—	360*	—
32	T _{dCf(WRr)}	Clock ↓ to $\overline{\text{WR}}$ ↑ Delay	—	260	—	100
33	T _{dD(WRf)}	Data Stable prior to $\overline{\text{WR}}$ ↓	-30*	—	30*	—
34	T _{dCr(WRf)}	Clock ↑ to $\overline{\text{WR}}$ ↓ Delay	—	210	—	80
35	— T _{wWR(D)} —	Data Stable from $\overline{\text{WR}}$ ↓	290*		130*	
36	T _{dCf(HALT)}	Clock ↓ to $\overline{\text{HALT}}$ ↑ or ↓	—	760	—	300
37	T _{wNMI}	$\overline{\text{NMI}}$ Pulse Width	210	—	80	—
38	T _{sBUSREQ(Cr)}	BUSREQ Setup Time to Clock ↓	210	—	80	—

*For clock periods other than the minimums shown in the table, calculate parameters using the expressions in the table on the following page.

†All timings assume equal loading on pins within 50 pF

Timings are preliminary and subject to change.

**AC
Charac-
teristics†**
(Continued)

Number	Symbol	Parameter	Z8300-1		Z8300-3	
			Min (ns)	Max (ns)	Min (ns)	Max (ns)
39	ThBUSREQ(Cr)	BUSREQ Hold Time after Clock ↑	0	—	0	—
40	TdCr(BUSACKf)	Clock ↑ to BUSACK ↓ Delay	—	310	—	120
41	TdCf(BUSACKr)	Clock ↓ to BUSACK ↑ Delay	—	290	—	110
42	TdCr(Dz)	Clock ↑ to Data Float Delay	—	240	—	90
43	TdCr(CTz)	Clock ↑ to Control Outputs Float Delay (MREQ, IORQ, RD, and WR)	—	290	—	110
44	TdCr(Az)	Clock ↑ to Address Float Delay	—	290	—	110
45	TdCTR(A)	MREQ ↑, IORQ ↑, RD ↑, and WR ↑ to Address Hold Time	—	400*	—	160*
46	TsRESET(Cr)	RESET to Clock ↑ Setup Time	240	—	90	—
47	ThRESET(Cr)	RESET to Clock ↑ Hold Time	—	0	—	0
48	TsINTf(Cr)	INT to Clock ↑ Setup Time	210	—	80	—
49	ThINTR(Cr)	INT to Clock ↑ Hold Time	—	0	—	0
50	TdM1f(IORQf)	M1 ↓ to IORQ ↓ Delay	—	2300*	—	920*
51	TdCf(IORQf)	Clock ↓ to IORQ ↓ Delay	—	290	—	110
52	TdCf(IORQr)	Clock ↑ to IORQ ↑ Delay	—	260	—	100
53	TdCf(D)	Clock ↓ to Data Valid Delay	—	290	—	230

*For clock periods other than the minimums shown in the table, calculate parameters using the following expressions. Calculated values above assumed TrC = TIC = 20 ns.

† All timings assume equal loading on pins with 50 pF
Timings are preliminary and subject to change

Footnotes to AC Characteristics

Number	Symbol	Z8300-1	Z8300-3
1	TcC	TwCh + TwC1 + TrC + TfC	TwCh + TwC1 + TrC + TfC
2	TwCh	Although static by design, TwCh of greater than 200 μs is not guaranteed	Although static by design, TwCh of greater than 200 μs is not guaranteed
7	TdA(MREQf)	TwCh + TfC - 200	TwCh + TfC - 75
10	TwMREQh	TwCh + TfC - 90	TwCh + TfC - 30
11	TwMREQ1	TcC - 110	TcC - 30
26	TdA(IORQf)	TcC - 210	TcC - 80
29	TdD(WRf)	TcC - 540	TcC - 210
31	TwWR	TcC - 110	TcC - 40
33	TdD(WRf)	TwC1 + TrC - 470	TwC1 + TrC - 180
35	TdWRr(D)	TwC1 + TrC - 210	TwC1 + TrC - 80
45	TdCTR(A)	TwC1 + TrC - 110	TwC1 + TrC - 40
50	TdM1f(IORQf)	2TcC + TwCh + TfC - 210	2TcC + TwCh + TfC - 80

AC Test Conditions
 $V_{IH} = 2.0\text{ V}$
 $V_{IL} = 0.8\text{ V}$
 $V_{IHC} = V_{CC} - 0.6\text{ V}$
 $V_{ILC} = 0.45\text{ V}$
 $V_{OH} = 2.0\text{ V}$
 $V_{OL} = 0.8\text{ V}$
 $V_{FLOAT} = \pm 0.5\text{ V}$


Absolute Maximum Ratings	Storage Temperature -65°C to +150°C Temperature under Bias See Ordering Information Voltages on all inputs and outputs with respect to ground . -0.3 V to +7 V Power Dissipation 1.5 W	Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
---------------------------------	---	---

Standard Test Conditions

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND (0 V). Positive current flows into the referenced pin. Available operating temperature ranges are:

- $S^* = 0^\circ\text{C}$ to $+70^\circ\text{C}$,
 $+4.75 \text{ V} \leq V_{CC} \leq +5.25 \text{ V}$

All ac parameters assume a load capacitance of 100 pF. Add 10 ns delay for each 50 pF increase in load up to a maximum of 200 pF for the data bus and 100 pF for address and control lines.



*See Ordering Information section for package temperature range and product number.

DC Characteristics	Symbol	Parameter	Min	Max	Unit	Test Condition
	V _I LC	Clock Input Low Voltage	-0.3	0.45	V	
	V _I HC	Clock Input High Voltage	V _{CC} -.6	V _{CC} +.3	V	
	V _I L	Input Low Voltage	-0.3	0.8	V	
	V _I H	Input High Voltage	2.0	V _{CC}	V	
	V _O L	Output Low Voltage		0.4	V	I _{OL} = 1.8 mA
	V _O H	Output High Voltage	2.4		V	I _{OH} = -250 μA
	I _{LI}	Input Leakage Current		10	μA	V _{IN} = 0 to V _{CC}
	I _{LO}	3-State Output Leakage		± 10 ¹	μA	V _{OUT} = 0.4 to V _{CC}
	I _{CC}	Power Supply Current				
			Temperature			
			0°C Max	25°C Typical	70°C Max	Unit
Frequency			Max	Typical	Max	Unit
Z8300-1 (1.0 MHz)			30	26	15	mA
Z8300-3 (2.5 MHz)			45	42	25	mA

1 A₁₅-A₀, D₇-D₀, MREQ, IORQ, RD, and WR

Capacitance	Symbol	Parameter	Min	Max	Unit	Note
	C_{CLOCK}	Clock Capacitance		35	pF	
	C_{IN}	Input Capacitance		5	pF	Unmeasured pins returned to ground
	C_{OUT}	Output Capacitance		10	pF	

$T_A = 25^\circ\text{C}$, $f = 1 \text{ MHz}$.

Ordering Information	Product Number	Package/ Temp		Speed	Description	Product Number	Package/ Temp		Speed	Description
	Z8300-1	PS	1.0	MHz	Z80L CPU (40-pin)	Z8300-3	PS	2.5	MHz	Z80L CPU (40-pin)
	Z8300-1	CS	1.0	MHz	Same as above	Z8300-3	CS	2.5	MHz	Same as above

NOTES. C = Ceramic, P = Plastic, S = 0°C to +70°C.

Z8320 Low Power Z80L® PIO Parallel Input/Output

Zilog

AC and DC Characteristics

Preliminary

September 1983

Absolute Maximum Ratings

Voltages on all inputs and outputs with respect to GND.....-0.3 V to +7.0 V
 As Specified in
 Operating Ambient Ordering Information
 Temperaturein Product Specifications
 Storage Temperature.....-65°C to +150°C


Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Test Conditions

The characteristics below apply for the following test conditions, unless otherwise noted. All voltages are referenced to GND (0 V). Positive current flows into the referenced pin. Available operating temperature range is:

- $S^* = 0^\circ\text{C}$ to $+70^\circ\text{C}$,
- $+4.75 \text{ V} \leq V_{CC} \leq +5.25 \text{ V}$

*See Ordering Information section in product specifications for package temperature range and product number.



DC Characteristics


Symbol	Parameter	Min	Max	Typical	Unit	Condition
V_{ILC}	Clock Input Low Voltage	-0.3	+0.45		V	
V_{IHC}	Clock Input High Voltage	$V_{CC} - 0.6$	$V_{CC} + 0.3$		V	
V_{IL}	Input Low Voltage	-0.3	+0.8		V	
V_{IH}	Input High Voltage	+2.0	V_{CC}		V	
V_{OL}	Output Low Voltage		+0.4		V	$I_{OL} = 2.0 \text{ mA}$
V_{OH}	Output High Voltage	+2.4			V	$I_{OH} = -250 \mu\text{A}$
I_{LI}	Input Leakage Current		± 10		μA	$V_{IN} = 0 \text{ to } V_{CC}$
I_{LO}	3-State Output Leakage Current in Float		± 10		μA	$V_{OUT} = 0.4 \text{ to } V_{CC}$
$I_{LS(Y)}^1$	SYNC Pin Leakage Current		+10/-40		μA	$V_{IN} = 0 \text{ to } V_{CC}$
I_{CC}	Power Supply Current: SIO PIO CTC			30 20 20	mA mA mA	
I_{OHD}^2	Darlington Drive Current	-1.5			mA	$V_{OH} = 1.5\text{V}$ $R_{EXT} = 390\Omega$

Over specified temperature and voltage range

NOTES:

- [1] SIO only
- [2] CTC and PIO only

Z8320-1 and
Z8320-3
Z80L PIO
AC
Characteristics



**Z8320-1 and
Z8320-3
Z80L PIO
AC
Characteristics
(Continued)**

	Number	Symbol	Parameter	Z8320-1 (1.0 MHz)		Z8320-3 (2.5 MHz)		Notes*
				Min	Max	Min	Max	
1	T _c C		Clock Cycle Time	1000	400			[1]
2	T _w CH		Clock Width (High)	470	2000	170	2000	
3	T _w C1		Clock Width (Low)	470	2000	170	2000	
4	T _f C		Clock Fall Time		30		30	
5	—	T _r C	Clock Rise Time		30		30	
6	T _s CS(RI)		$\overline{CE}, \overline{B}/\overline{A}, \overline{C}/\overline{D}$ to \overline{RD} , $\overline{IORQ} \downarrow$ Setup Time	140		50		[6]
7	Th		Any Hold Times for Specified Setup Time	0		0		
8	T _s RI(C)		$\overline{RD}, \overline{IORQ}$ to Clock \downarrow Setup Time	300		115		
9	—	T _d RI(DO)	$\overline{RD}, \overline{IORQ} \downarrow$ to Data Out Delay		1090		430	[2]
10	T _d RI(DOs)		$\overline{RD}, \overline{IORQ} \downarrow$ to Data Out Float Delay		410		160	
11	T _s DI(C)		Data In to Clock \downarrow Setup Time	140		50		CL = 50 pF
12	T _d IO(DOI)		$\overline{IORQ} \downarrow$ to Data Out Delay (INTACK Cycle)		860		340	[3]
13	—	T _s M1(Cr)	$\overline{M1} \downarrow$ to Clock \downarrow Setup Time		540		210	
14	T _s M1(Cf)		$\overline{M1} \uparrow$ to Clock \downarrow Setup Time (M1 Cycle)	0		0		[8]
15	T _d M1(IEO)		$\overline{M1} \downarrow$ to IEO \downarrow Delay (Interrupt Immediately Preceding M1 \downarrow)		760		300	[5, 7]
16	T _s IEI(IO)		IEI to $\overline{IORQ} \downarrow$ Setup Time (INTACK Cycle)	360		140		[7]
17	—	T _d IEI(IEOf)	IEI \downarrow to IEO \downarrow Delay		480		190	[5]
								CL = 50 pF
18	T _d IEI(IEOr)		IEI \downarrow to IEO \downarrow Delay (after ED Decode)		540		210	[5]
19	T _c IO(C)		$\overline{IORQ} \uparrow$ to Clock \downarrow Setup Time (To Activate READY on Next Clock Cycle)		560		220	
20	T _d C(RDYr)		Clock \downarrow to READY \uparrow Delay		510		200	[5]
								CL = 50 pF
21	—	T _d C(RDYf)	Clock \downarrow to READY \downarrow Delay		390		150	[5]
22	T _w STB		\overline{STROBE} Pulse Width	390		150		[4]
23	T _s STB(C)		$\overline{STROBE} \uparrow$ to Clock \downarrow Setup Time (To Activate READY on Next Clock Cycle)		560		220	
24	T _d IO(PD)		$\overline{IORQ} \uparrow$ to PORT DATA Stable Delay (Mode 0)		510		200	[5]
25	—	T _s PD(STB)	PORT DATA to $\overline{STROBE} \uparrow$ Setup Time (Mode 1)		660		260	
26	T _d STB(PD)		$\overline{STROBE} \downarrow$ to PORT DATA Stable (Mode 2)		590		230	[5]
27	T _d STB(PDr)		$\overline{STROBE} \downarrow$ to PORT DATA Float Delay (Mode 2)		510		200	CL = 50 pF
28	T _d PD(INT)		PORT DATA Match to $\overline{INT} \downarrow$ Delay (Mode 3)		1360		540	
29	T _d STB(INT)		$\overline{STROBE} \downarrow$ to $\overline{INT} \downarrow$ Delay		1240		490	

NOTES

- [1] T_cC = T_wCH + T_wC1 + T_rC + T_fC
- [2] Increase T_dRI(DO) by 10 ns for each 50 pF increase in load
up to 200 pF max
- [3] Increase T_dIO(DOI) by 10 ns for each 50 pF, increase in
loading up to 200 pF max.
- [4] For Mode 2 TwSTB > TsPD(STB)
- [5] Increase these values by 2 ns for each 10 pF increase in
loading up to 100 pF max

[6] TsCS(RI) may be reduced. However, the time subtracted
from TsCS(RI) will be added to T_dRI(DO).

[7] 2.5 T_cC > (N-2)T_dIEI(IEOf) + T_dM1(IEO) + TsIEI(IO)
± TdL Buffer Delay, if any

[8] $\overline{M1}$ must be active for a minimum of two clock cycles to
reset the PIO

* Timings are preliminary and subject to change

Z8330 Low Power Z80L® CTC Counter/ Timer Circuit

Zilog

AC and DC Characteristics

Preliminary


September 1983

Absolute Maximum Ratings	Voltages on all inputs and outputs with respect to GND -0.3 V to +7.0 V As Specified in Operating Ambient Ordering Information Temperature in Product Specifications Storage Temperature -65°C to +150°C
---------------------------------	--

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Test Conditions	The characteristics below apply for the following test conditions, unless otherwise noted. All voltages are referenced to GND (0 V). Positive current flows into the referenced pin. Available operating temperature range is: ■ $S^* = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $+4.75 \text{ V} \leq V_{CC} \leq +5.25 \text{ V}$
------------------------	--

*See Ordering Information section in product specifications for package temperature range and product number.



DC Characteristics	Symbol	Parameter	Min	Max	Typical	Unit	Condition
	V_{ILC}	Clock Input Low Voltage	-0.3	+0.45		V	
	V_{IHC}	Clock Input High Voltage	$V_{CC} - 0.6$	$V_{CC} + 0.3$		V	
	V_{IL}	Input Low Voltage	-0.3	+0.8		V	
	V_{IH}	Input High Voltage	+2.0	V_{CC}		V	
	V_{OL}	Output Low Voltage		+0.4		V	$I_{OL} = 2.0 \text{ mA}$
	V_{OH}	Output High Voltage	+2.4			V	$I_{OH} = -250 \mu\text{A}$
	I_{LI}	Input Leakage Current		± 10		μA	$V_{IN} = 0 \text{ to } V_{CC}$
	I_{LO}	3-State Output Leakage Current in Float		± 10		μA	$V_{OUT} = 0.4 \text{ to } V_{CC}$
	$I_{LS(Y)}^1$	SYNC Pin Leakage Current		+10/-40		μA	$V_{IN} = 0 \text{ to } V_{CC}$
	I_{CC}	Power Supply Current:					
		SIO	30	20		mA	
		PIO	20	13		mA	
		CTC	20	13		mA	
	I_{OHD}^2	Darlington Drive Current	-1.5			mA	$V_{OH} = 1.5\text{V}$ $R_{EXT} = 390\Omega$


Over specified temperature and voltage range.

NOTES:

[1] SIO only

[2] CTC and PIO only

Z8330-1 and
Z8330-3
Z80L CTC
AC
Characteristics



Z8330-1 and**Z8330-3****Z80L CTC****AC
Characteristics
(Continued)**

Number	Symbol	Parameter	Z8330-1 (1.0 MHz)		Z8330-3 (2.5 MHz)		Notes†*
			Min	Max	Min	Max	
1	TcC	Clock Cycle Time	1000		400		
2	TwCH	Clock Width (High)	470		170		
3	TwCl	Clock Width (Low)	470	2000	170	2000	
4	TfC	Clock Fall Time		30		30	
5	TrC	Clock Rise Time		30		30	
6	— Th —	All Hold Times	0		0		
7	TsCS(C)	CS to Clock ↑ Setup Time	640		250		
8	TsCE(C)	\overline{CE} to Clock ↑ Setup Time	510		200		
9	TsIO(C)	\overline{IORQ} ↓ to Clock ↑ Setup Time	640		250		
10	TsRD(C)	\overline{RD} ↓ to Clock ↑ Setup Time	610		240		
11	TdC(DO)	Clock ↑ to Data Out Delay		610		240	[2]
12	— TdC(DOz) —	Clock ↓ to Data Out Float Delay	590		230		
13	TsDI(C)	Data In to Clock ↑ Setup Time	160		60		
14	TsM1(C)	$\overline{M1}$ to Clock ↑ Setup Time	540		210		
15	TdM1(IEO)	$\overline{M1}$ ↓ to IEO ↓ Delay (Interrupt immediately preceding M1)		760		300	[3]
16	TdIO(DOI)	\overline{IORQ} ↓ to Data Out Delay (INTA Cycle)		860		340	[2]
17	— TdIEI(IEOf) —	IEI ↓ to IEO ↓ Delay	490		190		[3]
18	TdIEI(IEOr)	IEI ↑ to IEO ↑ Delay (After ED Decode)		560		220	[3]
19	TdC(INT)	Clock ↑ to \overline{INT} ↓ Delay	((1) + 510)		((1) + 200)		[4]
20	TdCLK(INT)	CLK/TRG ↑ to \overline{INT} ↓ tsCTR(C) satisfied		((19) + (26))		((19) + (26))	[5]
		tsCTR(C) not satisfied	((1) + (19) + (26))		((1) + (19) + (26))		[5]
21	— TcCTR —	CLK/TRG Cycle Time	2TcC		2TcC		[5]
22	TrCTR	CLK/TRG Rise Time		50		50	
23	TfCTR	CLK/TRG Fall Time		50		50	
24	TwCTRl	CLK/TRG Width (Low)	510		200		
25	TwCTRh	CLK/TRG Width (High)	510		200		
26	— TsCTR(Cs) —	CLK/TRG ↑ to Clock ↑ Setup Time for Immediate Count		760		300	[5]
27	TsCTR(Ct)	CLK/TRG ↑ to Clock ↑ Setup Time for enabling of Prescaler on following clock↑		540		210	[4]
28	TdC(ZC/TOr)	Clock ↑ to ZC/TO ↑ Delay		660		260	
29	TdC(ZC/TOf)	Clock ↓ to ZC/TO ↓ Delay		490		190	

NOTES

[1] $T_{cC} = T_{wCh} + T_{wCl} + T_{rC} + T_{fC}$.

[2] Increase delay by 10 ns for each 50 pF increase in loading, 200 pF maximum for data lines, and 100 pF for control lines.

[3] Increase delay by 2 ns for each 10 pF increase in loading, 100 pF maximum.

[4] Timer mode.

[5] Counter mode.

* \overline{RESET} must be active for a minimum of 3 clock cycles.

† Units are nanoseconds unless otherwise specified; parenthetical numbers reference the table number of a parameter, e.g., (1) refers to TcC; timings are preliminary and subject to change.

Z8340 Low Power Z80L® SIO Serial Input/Output

Zilog

AC and DC Characteristics

Preliminary


September 1983

Absolute Maximum Ratings	Voltages on all inputs and outputs with respect to GND -0.3 V to +7.0 V As Specified in Operating Ambient Ordering Information Temperature in Product Specifications Storage Temperature -65°C to +150°C
---------------------------------	--

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Test Conditions	The characteristics below apply for the following test conditions, unless otherwise noted. All voltages are referenced to GND (0 V). Positive current flows into the referenced pin. Available operating temperature range is: <ul style="list-style-type: none"> ■ $S^* = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $+4.75 \text{ V} \leq V_{CC} \leq +5.25 \text{ V}$
------------------------	--

*See Ordering Information section in product specifications for package temperature range and product number




DC Characteristics	Symbol	Parameter	Min	Max	Typical	Unit	Condition
	V_{ILC}	Clock Input Low Voltage	-0.3	+0.45		V	
	V_{IHC}	Clock Input High Voltage	$V_{CC} - 0.6$	$V_{CC} + 0.3$		V	
	V_{IL}	Input Low Voltage	-0.3	+0.8		V	
	V_{IH}	Input High Voltage	+2.0	V_{CC}		V	
	V_{OL}	Output Low Voltage		+0.4		V	
	V_{OH}	Output High Voltage	+2.4			V	$I_{OL} = 2.0 \text{ mA}$ $I_{OH} = -250 \mu\text{A}$
	I_{LI}	Input Leakage Current		± 10		μA	$V_{IN} = 0$ to V_{CC}
	I_{LO}	3-State Output Leakage Current in Float		± 10		μA	$V_{OUT} = 0.4$ to V_{CC}
	$I_{L(SY)}^1$	SYNC Pin Leakage Current		$+10/-40$		μA	$V_{IN} = 0$ to V_{CC}
	I_{CC}	Power Supply Current:					
		SIO	30	20		mA	
		PIO	20	13		mA	
		CTC	20	13		mA	
	I_{OHD}^2	Darlington Drive Current	-1.5			mA	$V_{OH} = 1.5\text{V}$ $R_{EXT} = 390\Omega$

Over specified temperature and voltage range

NOTES

- [1] SIO only
- [2] CTC and PIO only

Z8340-1 and
Z8340-3
Z80L SIO
AC
Characteristics




Z8340-1 and**Z8340-3****Z80L SIO**

**AC
Characteristics
(Continued)**

Number	Symbol	Parameter	Z8340-1 (1.0 MHz)		Z8340-3 (2.5 MHz)		Notes†
			Min	Max	Min	Max	
1	T _{cC}	Clock Cycle Time	1000	4000	400	4000	
2	T _{wCh}	Clock Width (High)	470	2000	170	2000	
3	T _{fC}	Clock Fall Time		30		30	
4	T _{rC}	Clock Rise Time		30		30	
5	T _{wC1}	Clock Width (Low)	470	2000	170	2000	
6	T _{sAD(C)}	\overline{CE} , C/D, B/A to Clock ↑ Setup Time	410		160		
7	T _{sCS(C)}	\overline{IORQ} , RD to Clock ↑ Setup Time	610		240		
8	T _{dC(DO)}	Clock ↑ to Data Out Delay		610		240	
9	T _{sDI(C)}	Data In to Clock ↑ Setup (Write or M1 Cycle)	140		50		
10	T _{dRD(DOz)}	\overline{RD} ↑ to Data Out Float Delay		590		230	
11	T _{dIO(DOI)}	\overline{IORQ} ↓ to Data Out Delay (INTACK Cycle)		860		340	
12	T _{sM1(C)}	M1 to Clock ↑ Setup Time	540		210		
13	T _{sIEI(IO)}	IEI to \overline{IORQ} ↓ Setup Time (INTACK Cycle)	510		200		
14	T _{dM1(IEO)}	M1 ↓ to IEO ↓ Delay (interrupt before M1)	760		300		
15	T _{dIEI(IEOr)}	IEI ↓ to IEO ↓ Delay (after ED decode)	380		150		
16	T _{dIEI(IEOf)}	IEI ↓ to IEO ↓ Delay	380		150		
17	T _{dC(INT)}	Clock ↑ to INT ↓ Delay	510		200		
18	T _{dIO(W/RWf)}	\overline{IORQ} ↓ or \overline{CE} ↓ to $\overline{W}/\overline{RDY}$ ↓ Delay Wait Mode	760		300		
19	T _{dC(W/RR)}	Clock ↑ to $\overline{W}/\overline{RDY}$ ↓ Delay (Ready Mode)	310		120		
20	T _{dC(W/RWz)}	Clock ↓ to $\overline{W}/\overline{RDY}$ Float Delay (Wait Mode)	390		150		
21	Th	Any unspecified Hold when Setup is specified	0		0		

† Units are nanoseconds unless otherwise specified,
timings are preliminary and subject to change.

**Z8340-1 and
Z8340-3
Z80L SIO
AC
Characteristics**
(Continued)



Number	Symbol	Parameter	Z8340-1 (1.0 MHz)		Z8340-3 (2.5 MHz)		Notes†
			Min	Max	Min	Max	
1	TwPh	Pulse Width (High)	500		200		
2	TwPl	Pulse Width (Low)	500		200		
3	TcTxC	TxC Cycle Time	1000	∞	400	∞	
4	TwTxC1	TxC Width (Low)	460	∞	180	∞	
5	TwTxCn	TxC Width (High)	460	∞	180	∞	
6	TdTxC(TxD)	TxC ↓ to TxD Delay (x1 Mode)	—	1000	—	400	
7	TdTxC(W/RRF)	TxC ↓ to W/RDY↓ Delay (Ready Mode)	5	9	5	9	Clk Periods*
8	TdTxC(INT)	TxC ↓ to INT↓ Delay	5	9	5	9	Clk Periods*
9	TcRxC	RxC Cycle Time	1000	∞	400	∞	
10	TwRxC1	RxC Width (Low)	460	∞	180	∞	
11	TwRxCn	RxC Width (High)	460	∞	180	∞	
12	TsRxD(RxC)	RxD to RxC↑ Setup Time (x1 Mode)	0	—	0	—	
13	ThRxD(RxC)	RxC↑ to RxD Hold Time (x1 Mode)	360	—	140	—	
14	TdRxC(W/RRF)	RxC↑ to W/RDY↓ Delay (Ready Mode)	10	13	10	13	Clk Periods*
15	TdRxC(INT)	RxC↑ to INT↓ Delay	10	13	10	13	Clk Periods*
16	TdRxC(SYNC)	RxC↑ to SYNC↓ Delay (Output Modes)	4	7	4	7	Clk Periods*
17	TsSYNC(RxC)	SYNC↓ to RxC↑ Setup (External Sync Modes)	100	—	100	—	

In all modes, the System Clock rate must be at least five times the maximum data rate.
RESET must be active a minimum of one complete Clock Cycle.

* System Clock
† Units are nanoseconds unless otherwise specified;
timings are preliminary and subject to change.

Packaging

Information

Zilog

*Pioneering the
Microworld*

Packaging Information

Zilog

January 1984

Package Information


This table summarizes the microprocessor components available from Zilog by number of pins and package type. Following the table are detailed drawings for each package type. For

further information on specific components, see the Ordering Information section of each product specification.


Pins	Package	Component	Pins	Package	Component
28	Ceramic, Cerdip	Z8430 Z80 CTC	40	Ceramic, Cerdip	Z8449 Z80 SIO/9
28	Plastic	Z8330 Z80L CTC Z8430 Z80 CTC	40	Plastic	Z8470 Z80 DART
28	Leadless Carrier, Ceramic	Z8430 Z80 CTC			Z8300 Z80L CPU
40	Ceramic, Cerdip	Z8400 Z80 CPU Z8410 Z80 DMA Z8420 Z80 PIO Z8440 Z80 SIO/0 Z8441 Z80 SIO/1 Z8442 Z80 SIO/2	44	Leadless Carrier, Ceramic	Z8320 Z80L PIO Z8340 Z80L SIO/0 Z8342 Z80L SIO/2
					Z8400 Z80 CPU Z8410 Z80 DMA Z8420 Z80 PIO Z8444 Z80 SIO*

*NOTE: As a result of size of package, all SIO versions are included in one version, the Z8444.


**Package
Information
(Continued)**



28-Pin Ceramic Package




28-Pin Cerdip Package




28-Pin Plastic Package

NOTE: Package dimensions are given in inches. To convert to millimeters, multiply by 25.4.

**Package
Information**
(Continued)




40-Pin Ceramic Package



40-Pin Cerdip Package


Package Information (Continued)




40-Pin Plastic Package

NOTE: Package dimensions are given in inches. To convert to millimeters, multiply by 25.4.

Package Information (Continued)



28-Pin Leadless Package



44-Pin Leadless Package

Zilog Sales Offices and Technical Centers

West

Sales & Technical Center
Zilog, Incorporated
1315 Dell Avenue
Campbell, CA 95008
Phone (408) 370-8120
TWX 910-338-7621

Sales & Technical Center
Zilog, Incorporated
18023 Sky Park Circle
Suite J
Irvine, CA 92714
Phone (714) 549-2891
TWX 910-595-2803

Sales & Technical Center
Zilog, Incorporated
15643 Sherman Way
Suite 430
Van Nuys, CA 91406
Phone (213) 989-7485
TWX 910-495-1765

Sales & Technical Center
Zilog, Incorporated
1750 112th Ave. N E
Suite D161
Bellevue, WA 98004
Phone (206) 454-5597

Midwest

Sales & Technical Center
Zilog, Incorporated
951 North Plum Grove Road
Suite F
Schaumburg, IL 60195
Phone (312) 885-8080
TWX 910-291-1064

Sales & Technical Center
Zilog, Incorporated
28349 Chagrin Blvd
Suite 109
Woodmere, OH 44122
Phone (216) 831-7040
FAX 216-831-2957

South

Sales & Technical Center
Zilog, Incorporated
4851 Keller Springs Road,
Suite 211
Dallas, TX 75248
Phone (214) 931-9090
TWX 910-860-5850

Zilog, Incorporated
7113 Burnet Rd.
Suite 207
Austin, TX 78757
Phone (512) 453-3216

East

Sales & Technical Center
Zilog, Incorporated
Corporate Place
99 South Bedford St.
Burlington, MA 01803
Phone (617) 273-4222
TWX 710-332-1726

Sales & Technical Center
Zilog, Incorporated
240 Cedar Knolls Rd
Cedar Knolls, NJ 07927
Phone (201) 540-1671

Technical Center
Zilog, Incorporated
3300 Buckeye Rd.
Suite 401

Atlanta, GA 30341
Phone (404) 451-8425

Sales & Technical Center
Zilog, Incorporated
1301 Seminole Blvd
Suite 103
Largo, FL 33540
Phone (813) 585-2533
TWX 810-866-9740

Zilog, Incorporated
613-B Pitt St.
Cornwall, Ontario
Canada K6J 3R8
Phone (613) 938-1121

United Kingdom

Zilog (U.K.) Limited
Zilog House
43-53 Moorbridge Road
Maidenhead
Berkshire, SL6 8PL England
Phone. 0628-39200
Telex 848609

France

Zilog, Incorporated
Cedex 31
92098 Paris La Defense
France
Phone (1) 334-60-09
TWX 611445F

West Germany

Zilog GmbH
Eschenstrasse 8
D-8028 TAUFKIRCHEN
Munich, West Germany
Phone 89-612-6046
Telex 529110 Zilog d.

Japan

Zilog, Japan K K
Konparu Bldg. 5F
2-8 Akasaka 4-Chome
Minato-Ku, Tokyo 107
Japan
Phone (81) (03) 587-0528
Telex 2422024 A/B Zilog J

Hong Kong

Zilog Asia Ltd
22-26 Austin Ave.
Room 1009 Austin Tower
Tsimshatsui Kowloon
Hong Kong
Phone (852) (3) 723-8979
Telex 52102 ZILOG HK

Zilog Sales Offices and Technical Centers

West

Sales & Technical Center
Zilog, Incorporated
1315 Dell Avenue
Campbell, CA 95008
Phone: (408) 370-8120
TWX: 910-338-7621

Sales & Technical Center
Zilog, Incorporated
18023 Sky Park Circle
Suite J
Irvine, CA 92714
Phone: (714) 549-2891
TWX: 910-595-2803

Sales & Technical Center
Zilog, Incorporated
15643 Sherman Way
Suite 430
Van Nuys, CA 91406
Phone: (213) 989-7485
TWX: 910-495-1765

Sales & Technical Center
Zilog, Incorporated
1750 112th Ave. N.E.
Suite D161
Bellevue, WA 98004
Phone: (206) 454-5597

Midwest

Sales & Technical Center
Zilog, Incorporated
951 North Plum Grove Road
Suite F
Schaumburg, IL 60195
Phone: (312) 885-8080
TWX: 910-291-1064

Sales & Technical Center
Zilog, Incorporated
28349 Chagrin Blvd.
Suite 109
Woodmere, OH 44122
Phone: (216) 831-7040
FAX: 216-831-2957

South

Sales & Technical Center
Zilog, Incorporated
4851 Keller Springs Road,
Suite 211
Dallas, TX 75248
Phone: (214) 931-9090
TWX: 910-860-5850

Zilog, Incorporated
7113 Burnet Rd.
Suite 207
Austin, TX 78757
Phone: (512) 453-3216

East

Sales & Technical Center
Zilog, Incorporated
Corporate Place
99 South Bedford St.
Burlington, MA 01803
Phone: (617) 273-4222
TWX: 710-332-1726

Sales & Technical Center
Zilog, Incorporated
240 Cedar Knolls Rd.
Cedar Knolls, NJ 07927
Phone: (201) 540-1671

Technical Center
Zilog, Incorporated
3300 Buckeye Rd.
Suite 401
Atlanta, GA 30341
Phone: (404) 451-8425

Sales & Technical Center
Zilog, Incorporated
1301 Seminole Blvd.
Suite 103
Largo, FL 33540
Phone: (813) 585-2533
TWX: 810-866-9740

Zilog, Incorporated
613-B Pitt St.
Cornwall, Ontario
Canada K6J 3R8
Phone: (613) 938-1121

United Kingdom

Zilog (U.K.) Limited
Zilog House
43-53 Moorbridge Road
Maidenhead
Berkshire, SL6 8PL England
Phone: 0628-39200
Telex: 848609

France

Zilog, Incorporated
Cedex 31
92098 Paris La Defense
France
Phone: (1) 334-60-09
TWX: 611445F

West Germany

Zilog GmbH
Eschenstrasse 8
D-8028 TAUFKIRCHEN
Munich, West Germany
Phone: 89-612-6046
Telex: 529110 Zilog d.

Japan

Zilog, Japan K.K.
Konparu Bldg. 5F
2-8 Akasaka 4-Chome
Minato-Ku, Tokyo 107
Japan
Phone: (81) (03) 587-0528
Telex: 2422024 A/B: Zilog J

Hong Kong

Zilog Asia Ltd.
22-26 Austin Ave.
Room 1009 Austin Tower
Tsimshatsui Kowloon
Hong Kong
Phone: (852) (3) 723-8979
Telex: 52102 ZLOG HK