

CSE 3038 Computer Organization

Programming Project 2 Report

Koray Emre Şenel – 150117037

Alperen Köker – 150117035

Ahmet Turgut – 150117046

Mehmet Etkü Uzun – 150118504

<u>Instr</u>	<u>Type</u>	<u>Code</u>	<u>Syntax</u>	<u>Meaning</u>
1. bltz	I-type	opcode=1	bltz \$rs, Target	if $R[rs] < 0$, branches to PC-relative address (formed as beq & bne do)
6. nori	I-type	opcode=13	nori \$rt, \$rs, imm16	Put the logical NOR of register \$rs and the zero-extended immediate into register \$rt.
10. balrz	R-type	func=22	balrz \$rs, \$rd	if Status [Z] = 1, branches to address found in register \$rs link address is stored in \$rd (which defaults to 31)
13. jal	J-type	opcode=3	jal Target	jump to pseudo-direct address (formed as j does), link address is stored in register 31
14. jm	I-type	opcode=16	jm imm16(\$rs)	jumps to address found in memory (indirect jump)
19. sllv	R-type	func=4	sllv \$rd, \$rt, \$rs	shift register \$rt to left by the value in register \$rs, and store the result in register \$rd.

1- BLTZ

BLTZ

OPCODE-000001	RS	RT	IMMEDIATE
6 bits	5 bits	5 bits	16 bits

Instruction is fetched from instruction memory. Signals are set properly in the control. Then registers are read. In ALU the read register rs value will be added with zero. If the output is negative branches to PC-relative address, else next instruction continued as PC+4.

Operation	RegDat	Jump	Branch	Memread	MemToReg	ALUOp	MemWrite	ALUSrc	RegWrite	Bltz	extend	Jm	balrz	Link31
Balz	X	0	0	x	1	10	0	x	1	0	x	0	1	1

◆ /processor/zout	St0	
◆ /processor/pcsrc	St0	
◆ /processor/balrzbldtz	St1	
◆ /processor/nout	St0	
◆ /processor/negbldtz	St0	
◆ /processor/balrzSta...	St0	
◆ /processor/jmStatu...	St0	
◆ /processor/regdest	St0	
◆ /processor/alusrc	St0	
◆ /processor/memtoereg	St0	
◆ /processor/regwrite	St0	
◆ /processor/memread	St0	
◆ /processor/memwrite	St0	
◆ /processor/branch	St0	
◆ /processor/aluop1	St0	
◆ /processor/aluop0	St1	
◆ /processor/link31	St0	
◆ /processor/jump	St0	
◆ /processor/balrz	St0	
◆ /processor/bldtz	St1	
◆ /processor/jm	St0	
◆ /processor/extend	St0	
◆ /processor/sllv	St0	
◆ /processor/registerfile	00000000000000...	0000..
◆ /processor/i	31	31

2- NORI


NORI

OPCODE-001101	RS	RT	IMMEDIATE
6 bits	5 bits	5 bits	16 bits

The instruction fetched from instruction memory. Signals are set properly in the control. Then registers are read. Read register rs and zero extended immediate value send to ALU to make the nor operation. The output of the ALU put into register rt. Next instruction continued as PC+4.

TABLE 1

Operation	RegDst	Jump	Branch	Memread	MemToReg	AluOp0	AluOp1	MemWrite	AluSrc	RegWrite	Blitz	extend	balrz	Link31	Jm
norl	0	0	0	x	1	1	1	x	1	1	0	1	0	0	0



3- BALRZ

BALRZ

OPCODE-000000	RS	RT	RD	00000.	FUNCTION-011001
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Instruction is fetched from instruction memory. Signals are set properly in the control and ALU control. Registers are read. If the status register of zero flag is 1 it branches to address read from the register rs . Link address (PC+4) is stored in register rd (register 31). Else it continues to next instruction PC+4.

Operation	RegDst	Jump	Branch	Memread	MemToReg	ALUOp	MemWrite	ALUSrc	RegWrite	Blitz	extend	Jm	balrz	Link31
Balrz	X	0	0	x	1	10	0	x	1	0	x	0	1	1

4- JAL

JAL

OPCODE-000011	ADDRESS
6 bits	26 bits

Instruction is fetched from instruction memory. Signals are set properly in the control. Then jumps to target address and link address (PC+4) is stored in register 31.

Operation	RegDst	Jump	Branch	Memread	MemToReg	ALUOp0	ALUOp1	MemWrite	ALUSrc	RegWrite	Bitz	extend	balrz	Link31	Jm
jal	X	1	x	x	x	x	x	x	x	1	0	x	0	1	0

5- JM

JM

OPCODE-001000	RS	RT	IMMEDIATE
6 bits	5 bits	5 bits	16 bits

Instruction is fetched from instruction memory. Signals are set properly in the control. Then the register rs and sign extended immediate value added in ALU. Then output is send to PC as new PC value.

Operation	RegDst	Jump	Branch	Memread	MemToReg	ALUOp0	ALUOp1	MemWrite	ALUSrc	RegWrite	Bitz	extend	balrz	Link31	Jm
Jm	X	x	x	1	0	0	0	0	1	x	0	0	0	x	1

6- SLLV

SLLV

OPCODE-000000	RS	RT	RD	00000.	FUNCTION-000100
6 bits	5 bits	5 bits	5 bits	5 bits	


Instruction is fetched in instruction memory. Signals are set properly in control and ALU control. Registers are read and send to ALU . In ALU rt is shifted left by the register rs value. Output is put into register rd. Next instruction continued as PC+4.

Operation	RegDst	Jump	Branch	Memread	MemToReg	ALUOp0	ALUOp1	MemWrite	ALUSrc	RegWrite	Bitz	extend	balrz	Link31	Jm
sllv	1	x	x	x	1	0	1	x	0	1	0	x	0	0	0

+ /processor/dpack	00000000000000...	
+ /processor/gout	000	01
/processor/zout	St0	
/processor/pcsrc	St0	
/processor/balrzbtlz	St0	
/processor/nout	St0	
/processor/negbtlz	St0	
/processor/balrzSta...	St0	
/processor/jmStatu...	St0	
/processor/regdest	St1	
/processor/alusrc	St0	
/processor/memtoreg	St1	
/processor/regwrite	St1	
/processor/memread	St0	
/processor/memwrite	St0	
/processor/branch	St0	
/processor/aluop1	St1	
/processor/aluop0	St0	
/processor/link31	St0	
/processor/jump	St0	
/processor/balrz	St0	
/processor/btlz	St0	
/processor/jm	St0	
/processor/extend	St0	
/processor/slv	St1	

Single Cycle Datapath

We modified the datapath to be able to make these new 6 instructions. In this figure you can see the new datapath.



New components ->

7 new 2 to 1 Multiplexers.

2 new or gates.

3 new and gates.

Zero extension module.

Status register for zero of past instruction.

Shift left 2 module.