

### **Ahsanullah University of Science & Technology**

### **Department of Computer Science & Engineering**

Course No : CSE3110

Course Title : Digital System Design Lab

Assignment No : 03

Date of Submission :28.03.2021

#### **Submitted By-**

Group: G7

Id: 18.01.04.103

18.01.04.104 18.01.04.117

Section : C1


### 1. Introduction:

The Simple-Asi- Possible (SAP)-1 is a very basic model of a micro processor explained by Albert Paul Malvino. The SAP-I design contains the basic necessities for a functional Micro processor. Its primy purpose is to develop a basic understanding of a microprocessor, how it morks, interacts with memory and other parts of the system like input and output. The instruction set is very smited and simple.

# 2. Problem Statement:

SAP-1 Simulation.

💓 C1\_G7 - Proteus 8 Professional - Schematic Capture — 🗇 💢



# 4. Equipment and Budget:

Equipment	· Estimated Oost (perunit)
7SEG-BCD	250
74 LS00	283
74L504	700
74 L583	244
74 LS86	290
74 Ls 173	300
74173	200
BUFFER_8	173
LOGITEPPOBE	145
OR	180
SW-SIDT	200
XOR	200

### 5. Result:

we take the following Example:

Address	Code	in Hex
OH	LDA 5H	050
14	ADD 6H	16
211	SUB 7H	27
3 H	out	EF
4н.	HLT	FF
5H	SCH	55
6H	33H . "	33
74	77H	11

- \* (1) LDA 5H: content of memory location 55H is copied to accumulator.
- (1) ADD 6H: Value of memory location 33H is added with 85H, So, output now (55+33)H = 88H
- (11) SUB: 7H: 11H is substracted from 88H
- ( OUTPUT: -final output is 77 for this operation.
- Halts the microprocessor: O HLT:

## 6. Conclusion:

Jumping into a project without considering similar, past projects is never an easy task. We have faced many difficulties. Our understanding of the implementation is still not very clear in couple of places. But we successfully implemented couple of places. But we successfully implemented this SAP-1 ainemit in proteus despite the difficulties.