30 Days of RTL Coding

-By T Tushar Shenoy

Day 23

Problem Statement: Implementing 4-bit ALU (Arithmetic Logic Unit) in Behavioural Style of Modelling.

Theory:

An ALU, or Arithmetic Logic Unit, is a fundamental component of a central processing unit (CPU) or microprocessor in a computer. It is responsible for performing arithmetic and logic operations on binary data. The primary functions of an ALU include:

1. Arithmetic Operations:

- Addition: Adding two binary numbers to produce a sum.
- Subtraction: Subtracting one binary number from another to produce a difference.
- Multiplication: Multiplying two binary numbers to produce a product.
- Division: Dividing one binary number by another to produce a quotient and a remainder.


2. Logic Operations:

- AND: Performing a bitwise AND operation on two binary numbers. The result is 1 if both corresponding bits are 1; otherwise, it's 0.
- OR: Performing a bitwise OR operation on two binary numbers. The result is 1 if at least one corresponding bit is 1.
- XOR (Exclusive OR): Performing a bitwise XOR operation on two binary numbers. The result is 1 if the corresponding bits are different; otherwise, it's 0.
- NOT: Performing a bitwise NOT operation on a binary number. It flips each bit (1 becomes 0, and 0 becomes 1).

3. Comparison Operations:

- Equal: Comparing two binary numbers to check if they are equal.
- Not Equal: Checking if two binary numbers are not equal.
- Less Than: Determining if one binary number is less than another.
- Greater Than: Determining if one binary number is greater than another.

Only Arithmetic Operation has been implemented.



Central Processing Unit

FIG: Block Diagram of Central Processing Unit

Verilog Code:

```
//Verilog Code for ALU
module alu(A, B, select, zero, carry, sign, parity, overflow, out);
 input [3:0] A, B;
 input [1:0] select;
 output reg [3:0] out;
 output reg zero, carry, sign, parity, overflow;
 always @ (A or B)
 begin
  if (select == 0) // Addition
  begin
    \{carry,out\} = A + B;
  end
  else if (select == 1) // Subtraction
  begin
    \{carry,out\} = A - B;
  end
  else if (select == 2) // Multiplication
  begin
    \{carry,out\} = A * B;
```

end

```
else if (select == 3) // Division (if A|B != 0)
  begin
    if (\sim (A | B) == 0)
    begin
     \{carry,out\} = A / B;
    end
  end
  zero = \sim|out;
  sign = out[3];
  parity = ~^out;
  overflow = (A[3] \& B[3] \& \sim out[3]) | (\sim A[3] \& \sim B[3] \& out[3]);
 end
endmodule
```

Testbench Code:

```
//Testbench Code for ALU
module alu_tb;

reg [3:0] A, B;


reg [1:0] select;

wire [3:0] out;


wire zero, carry, sign, parity, overflow;
```

```
alu dut
(.A(A),.B(B),.select(select),.zero(zero),.carry(carry),.sign(sign),.parity(parity
),.overflow(overflow),.out(out));
initial begin
 repeat (100)
 begin
  stimulus();
  #10$display("A = %b, B = %b, select = %b, out = %b, zero = %b, carry =
%b, sign = %b, parity = %b, overflow = %b", A, B, select, out, zero, carry,
sign, parity, overflow);
 end
 $finish;
end
task stimulus;
begin
 A = $random;
 B = \$random;
 select = $random;
end
endtask
endmodule
```


Schematic:



Console Output:



Simulation Output:



GitHub Repository URL: https://github.com/tusharshenoy/RTL-Day-23-ALU