

https://tutorcs.com

5.1 (Binary) Ari Wechamestuteresi C

CSU11021 – Introduction to Computing I

Dr Jonathan Dukes | jdukes@tcd.ie School of Computer Science and Statistics

Decimal numeral system

We are most familiar with the decimal numeral system

10 symbols: **0**, **1**, **2**, **3**, **4**, **5**, **6**, **7**, **8**, **9**

What happens if I want to represent this number of apples?

Counting the apples ... 1, 2, 3, 4, 5, 6, 7, 8, 9 ... we've run out of digits!

... but, if we write down a digit represent the count of 10s of apples

... followed by another digit representing the count of single (unit) apples https://tutorcs.com

... then we can express the number of apples $ash 1:2 strope (1 \times 10^1) + (2 \times 10^0)$

This method of expressing a value is known as a "positional"

because the position of a digit corresponds to the magnitude of its contribution to the overall quantity (number of 1000s of apples, number of 100s of apples, number of 100s of apples and number of single apples)

with the rightmost digit (the least significant digit) corresponding to 10° (=1)

the next rightmost digit corresponding to 10¹, then 10², then 10³ etc.





















Binary is another positional numeral system

```
2 symbols: 0, 1
```

What happens if we want to represent the same number of apples in binary?

Counting the apples ... 0, 1 ... we've run out of digits!

... but, if we write down a digit represent the count of 2s of apples

... followed by another digit representing the count of single (unit) apples

... we can count up to 11 apples




https://tutorcs.com


WeChat: cstutorcs

... so we need another digit, this time representing the count of 4s of apples (4=2²)


... now we can represent 111 apples

Still not enough digits!






If we follow the same pattern with one more digit, we can represent the number of apples as $\mathbf{1100}$ or $(1 \times 2^3) + (1 \times 2^2) + (0 \times 2^1) + (0 \times 2^0)$



What happens if we run out of digits?

Adding two numbers each stored in 1 byte (8 bits) may produce a 9-bit result



156 167 +

Decimal equivalent

323

Added $156_{10} + 167_{10}$ and expected to get 323_{10}

8-bit result was 01000011₂ or 67₁₀

Largest number we can represent in 8-bits is 255


The "missing" or "left-over" 1 is called a *carry* (or *carry-out*)



5

8-bits just for illustration here. Our ARM processor has 32-bit registers and performs 32-bit arithmetic so we get a carryout if our result requires 33 bits. Some instructions can **optionally** update the Condition Code Flags to provide information about the result of the execution of the instruction

e.g. whether the result of an addition was zero, or negative or whether a carry occurred



Condition Code Flags

N – Negative	Z – Zero
V – oVerflow	C – Carry


The Condition Code Flags (N, Z, C, V) can be **optionally** updated to reflect the result of an instruction

S-bit in a machine code instruction is used to tell the processor whether the Condition Code Flags should be updated, based on the result

e.g. want to update Condition Code Flags during an ADD instruction Assignment Project Exam Help

Condition Code Flags only updated if (machinescode) S-bit (bit 20) is 1

WeChat: cstutorcs



In assembly language, we cause the Condition Code Flags to be updated by appending "S" to the instruction mnemonic (e.g. ADDS, SUBS, MOVS)

```
LDR R0, =0xC0000000

LDR R1, =0x70000000

ADDS R0, R0, R1
```

ADDS causes the Condition Code Flags https://tutorcs.com WeChat: cstutorcs

stop


REMEMBER: 32-bit arithmetic!!

Expected result?

Does the result fit in 32-bits?

Will the carry flag be set?

Examine by running the program ...



CMP (CoMPare) instruction performs a subtraction without storing the result of the subtraction

Processor remembers the properties of the CMP result by **updating the Condition Code Flags**

```
Allows us to determine equality (=) or inequality (< ≤ ≥ >)
```

```
Don't care about absolute value of result (i.e. don't care by how much x is greater than y, only whether it is or not.) WeChat: cstutorcs
```

CMP always sets the Condition Code Flags (so no need for CMPS)

```
CMP R2, #0 @ subtract 0 from R2, ignoring result but
@ updating the CC flags

BEQ EndWh @ if the result was zero then branch to EndWh
... @ otherwise (if result was not zero) then keep
@ going (with sequential instruction path)
```

(or more precisely branch if the Zero flag is set)

BEQ - Branch if Equal

EndWh:



https://tutorcs.com

5.2 Negative numbers and 2s complement

CSU11021 – Introduction to Computing I


Dr Jonathan Dukes | jdukes@tcd.ie School of Computer Science and Statistics What does the binary value stored in memory at address 0xA0000138 represent?

Interpretation!


How can we represent signed values, and negative values such as -17₁₀ in particular, in memory?

How can we tell whether any given value in memory represents an unsigned value, a signed value, an ASCII character or something else?

(we can't **tell** ... as programmers we have to **know**)







Represent signed values in the range [(-2³¹-1) ... (+2³¹-1)]

Two representations of zero (+0 and -0)

Would need special way to handle signed arithmetic (i.e. a separate circuit)

Remember: interpretation! (is it -8 or 2,147,483,656?)


A 12-hour clock is an example of modulo-12 arithmetic

If we add 4 hours to 10 o'clockhwe'tget.com

2 o'clock

WeChat: cstutorcs

If we subtract 4 from 2 o'clock we get 10 o'clock (not -2 o'clock!)



Can represent 16 values with a 4-bit number system ($2^4 = 16$)

Ignoring carries from 4-bit binary addition gives us modulo-16 arithmetic (handy)

$$(15 + 1) \mod 16 = 0$$

and $-1 + 1 = 0$

$$(14 + 2) \mod 16 = 0$$

and $-2 + 2 = 0$


$$(14 + 4) \mod 16 = 2$$


and $-2 + 4 = 2$

Assignment Project Exam Help

https://tutorcs.com

WeChat: cstutorcs





2's Complement Examples

Represent -97₁₀ using 2's complement

$$97_{10} = 01100001_2$$

Inverting gives 10011110₂

Adding 1 gives 10011111₂

Interpreted as a 2's complement signed integer Assignment Project Exam Help

 $10011111_2 = -97_{10}$

https://tutorcs.com

WeChat: cstutorcs

Interpreted as an unsigned integer

$$1001\ 1111_2 = 159_{10}$$

 $(159 + 97) \mod 256 = 0$


Correct interpretation is the responsibility of the programmer, not the CPU

CPU does not "know" whether a value 10011111_2 in R0 is -97_{10} or 159_{10}

Again, 8-bit values for illustration only here! In practice, we'll be working with 32-bit values

2's Complement Examples

Adding 01100001₂ (+97₁₀) and 10011111₂ (-97₁₀)



Ignoring the carry bit gives us the correct result of 0

Changing sign of 1001 1111₂ (-97₁₀)

Invert bits and add 1 again

Inverting gives 01100000₂

Adding 1 gives 01100001₂ (+97₁₀)

Write an Assembly Language program to change the sign of the value stored in R0

Sign of a 2's Complement value can be changed by inverting the value (bits) and adding 1

```
ADD ro, =7

Assignment Project (Example test value)

yester Project (Example test value)
```

ARM Instruction Set provides a single instruction for this purpose


```
LDR r0, =7; value = 7 (simple test value)

NEG r0, r0; value = -value
```


$$A - B$$

WeChat: cstutorcs

A + TwosComplement(B)



$$A - B$$



https://tutorcs.com

WeChat: cstutorcs

A + TwosComplement(B)



https://tutorcs.com

5.3 oVerflow

WeChat: cstutorcs

CSU11021 – Introduction to Computing I

Dr Jonathan Dukes | jdukes@tcd.ie School of Computer Science and Statistics

Result is 10001110₂ (142₁₀, or 174₁₀) ect Exam Help https://tutorcs.com

If we were interpreting the two added values and the result as **signed integers**, we got an incorrect result:

We added two +ve numbers and obtained a –ve result

With 8-bits, the highest +ve integer we can represent is +127

10001110₂ (-114₁₀)


The result is outside the range of the signed number system

If the result of an addition or subtraction gives a result that is outside the range of the signed number system, then an o<u>V</u>erflow has occurred

The processor sets the o<u>V</u>erflow Condition Code Flag after performing an arithmetic operation to indicate whether an overflow has occurred Assignment Project Exam Help

https://tutorcs.com

WeChat: cstutorcs



Carry and oVerflow flags always set by the processor regardless of <u>our</u> signed or unsigned interpretation of stored values

Processor does not "know" what our interpretation is

```
e.g. we could interpret the binary xalue 100011102 as reither 142<sub>10</sub> (unsigned) or -114<sub>10</sub> (signed)

https://tutorcs.com
```

(we could also interpret it as the code for A or as the colour blue)

The C and V flags are set by the processor and it is our responsibility to choose:

whether to interpret C or V (are we interpreting the values as unsigned or signed?)

how to interpret C or V

Addition rule (r = a + b)

$$V = 1$$
 if $MSB(a) = MSB(b)$ and $MSB(r) \neq MSB(a)$

i.e. oVerflow accurs for addition if the operands have the same sign and the result has a different sign

https://tutorcs.com

WeChat: cstutorcs

Subtraction rule (r = a - b)

V = 1 if
$$MSB(a) \neq MSB(b)$$
 and $MSB(r) \neq MSB(a)$

i.e. oVerflow occurs for subtraction if the operands have different signs and the sign of the result is different from the sign of the first operand

Unsigned interpretation: 112 + 176 = 288

By examining the V flag (V = 0), we know that if were interpreting the values as signed integers, the result is correct

If we were interpreting the values as 8-bit unsigned values, C = 1 tells us that the result was too large to fit in 8-bits

Signed:
$$(-80) + (-80) = -160$$
 Assignment Project Exam Help


https://tutorcs.com

Unsigned: 176 + 176 = 352 Wed

WeChat: cstutorcs

By examining the V flag (V = 1), we know that if were interpreting the values as signed integers, the result is outside the range of the signed number system

If we were interpreting the values as 8-bit unsigned values, C = 1 tells us that the result was too large to fit in 8-bits



Many instructions can optionally cause the processor to update the Condition Code Flags (N, Z, V, and C) to reflect certain properties of the result of an operation

WeChat: cstutorcs

Append "S" to instruction in assembly language (Length Section 1)

Set S-bit in machine code instruction

N flag set to 1 if result is Negative (i.e. if MSB is 1)

Z flag is set to 1 if result is **Z**ero (i.e. all bits are 0)

Remember: Processor updates NZVC regardless of our interpretation of values as signed or unsigned

C flag set if Carry occurs (addition) or borrow does not occur (subtraction)

V flag set if oVerflow occurs for addition or subtraction



https://tutorcs.com

5.4 Condition Cowering examples

CSU11021 – Introduction to Computing I

Dr Jonathan Dukes | jdukes@tcd.ie School of Computer Science and Statistics

```
LDR R0, =0xC0000000
LDR R1, =0x70000000
ADDS R0, R0, R1
```

Is the Carry flag set?

Is the oVerflow flag set?

Is the Zero flag set?

Is the Negative flag set?

Assignment Project Exam Help

https://tutorcs.com

WeChat: cstutorcs

```
LDR R0, =0xC0000000
LDR R1, =0x40000000
ADDS R0, R0, R1
```

Is the Carry flag set?

Is the oVerflow flag set?

Is the Zero flag set?

Is the Negative flag set?

Assignment Project Exam Help

https://tutorcs.com

WeChat: cstutorcs

```
LDR R0, =0xC0000000
LDR R1, =0x90000000
ADDS R0, R0, R1
```

https://tutorcs.com

WeChat: cstutorcs

Is the Carry flag set?

Is the oVerflow flag set?

Is the Negative flag set?

```
LDR R0, =0xC0000000
LDR R1, =0x30000000
ADD R0, R0, R1
```

https://tutorcs.com

WeChat: cstutorcs

Is the Carry flag set?