All registers and memory locations are 32 bits, the concept of byte does not apply except in the few special string-processing instructions. When characters are stored to make a string, they are packed four per memory location, with the first character of the string being in the least-significant 8 bits.

Negative numbers are represented in the two's complement format.

Floating point numbers are stored in the intel 32-bit floating format, whatever that is.

Bits are numbered from 0, the least significant, to 31 the most significant.

In numeric representations, bit 31 is the sign bit.

There are 16 regular registers, numbered from 0 to 15.

R0 is a scratch register, with slightly limited functionality

R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12 are general purpose registers

SP, the stack pointer, is encoded as register 13

FP, the frame pointer, is encoded as register 14

PC, the program counter, is encoded as register 15

The instruction format



If bits 16-19 are all zero ter "Index Register" indicates R0, then no index register is used when the instruction executes. Thus it is not possible to use at a windex register.

In the description of an instruction, the term reg refers to the register indicated by bits 20 to 23 (main register), and operand refers to the combination of indirect bit, index register, and numeric operand as illustrated on the next two pages.

If the term *value* appears in the description, it refers to the value of the operand, which is calculated as follows:

```
part1 = numeric operand;
part2 = 0;
if (index register \neq 0)
      part2 = contents of indicated index register
total = part1 + part2;
if (indirect bit \neq 0)
      value = contents of memory location [total];
else
      value = total;
```

If the sequence " $reg \leftarrow x$ " appears, it means that the content of the main register is replaced by x.

If the sequence "destination $\leftarrow x$ " appears, then the operand my consist of just an index register, in which case the content of the register is replaced by x, otherwise the indirect bit must be set, and the content of memory location [total] is replaced by x.

Assembly Examples:

RET 0100101 0 0000 0000 000000000000000000	$\begin{array}{ll} \text{Operation} & = 37 \\ \text{Indirect bit} & = 0 \\ \text{Main register} & = 0 \\ \text{Index register} & = 0 \\ \text{Numeric} & = 0 \end{array}$
INC R6 0000100 0 0110 0000 000000000000000000	Operation = 4 Indirect bit = 0 Main register = 6 Index register = 0 Numeric = 0
LOAD R2, 36 0000001 0 0010 0000 0000000000100100 02200024	Operation $= 1$ Indirect bit $= 0$ Main register $= 2$ Index register $= 0$ Numeric $= 36$
Assignment Projection of the state of the st	Main register = 7 Index register = 3
LOAD R7, R3 + 12 0000001 0 011 001 Coloration C1St 0273000C	Operation = 1 Indirect bit = 0 Main register = 7 Index register = 3 Numeric = 12
ADD R4, [R3] 0000110 1 0100 0011 000000000000000000	Operation = 6 Indirect bit = 1 Main register = 4 Index register = 3 Numeric = 0
STORE R2, [1234] 0000011 1 0010 0000 0000010011010010 072004D2	Operation = 3 Indirect bit = 1 Main register = 2 Index register = 0 Numeric = 1234
STORE R2, [R5 - 375] 0000011 1 0010 0101 11111111010001001 0725FE89	Operation = 3 Indirect bit = 1 Main register = 2

Execution Examples, starting from these values already in memory:

<u>location</u>	<u>contents</u>
27100	592
27101	759
27102	43
27103	27105
27104	2
27105	682
27106	11
27107	22
27108	33

```
LOAD
       R2, 5
                         The value stored in register 2 is now 5
LOAD
       R3, R2+4
                         The value stored in register 3 is now 9
LOAD
       R4, 27102
                         The value stored in register 4 is now 27102
LOAD
                         ental Escoject de Le Lama Help
LOAD
       R6,
            [R4]
                         The value stored in register 6 is now 43
ADD
                          The value stored in register 6 is now 48
STORE R6, [27101]
                          The content of memory location 27101 is changed from 759 to 48
       R6
INC
                          nat: estutores
                         The value stored in register 6 is now 49
STORE R6, [R4 - 2]
                         The content of memory location 27100 is changed from 592 to 49
LOAD
       SP, 27108
                         The value stored in register 13 (stack pointer) is now 27108
PUSH
       R2
                         The content of memory location 27107 is changed from 22 to 5
                         The value stored in register 13 (stack pointer) is now 27107
PUSH
       [R4]
                         The content of memory location 27106 is changed from 11 to 43
                         The value stored in register 13 (stack pointer) is now 27106
POP
       R4
                         The value stored in register 4 is now 43
                         The value stored in register 13 (stack pointer) is now 27107
STORE R6, 27101
```

Fails to execute, as the operand does not address memory.

```
opcode mnemonic
                                      action
    0
          HALT
                                      the processor is halted, execution of instructions stops.
     1
          LOAD reg, operand
                                      reg \leftarrow value
    2
          LOADH reg, operand
                                      reg \leftarrow (reg \land FFFF) + (value \ll 16)
                                      the most significant 16 bits of the register are replaced
     3
          STORE reg, operand
                                      destination \leftarrow reg
    4
          INC operand
                                      destination \leftarrow value + 1
    5
                                      destination \leftarrow value - 1
          DEC operand
    6
          ADD reg, operand
                                      reg \leftarrow reg + value
    7
          SUB reg, operand
                                      reg \leftarrow reg - value
                                      reg \leftarrow reg \times value
    8
          MUL reg, operand
    9
          DIV reg, operand
                                      ree reg ÷ value rolect
                                                              Exam Help
          ASSIGNME
MOD reg, operand
                                      reg \leftarrow reg \mod value
   10
   11
          RSUB reg, operand
                                      reg \leftarrow value - reg
                                      tutorcs.čom
reg ← value ÷ reg
          RDIV reg, operand
   12
   13
          RMOD reg operand
                                      reg \leftarrow value \mod value reg
                                      t: cstutorcs
reg ← reg ∧ value
   14
          AND reg, operand
   15
          OR reg, operand
                                      reg \leftarrow reg \lor value
   16
          XOR reg, operand
                                      reg \leftarrow reg \oplus value
   17
          NOT reg, operand
                                      reg ← ~ value
   18
          SHL reg, operand
                                      flagZ \leftarrow 1 if most sig. (value) bits of reg all 0, otherwise 0
                                      reg \leftarrow reg \ll value, zeros being inserted at the right
   19
          SHR reg, operand
                                      flagZ \leftarrow 1 if least sig. (value) bits of reg all 0, otherwise 0
                                      reg ← reg » value, zeros being inserted at the left
   20
          COMP reg, operand
                                      flagZ \leftarrow 1 if reg = value, otherwise 0
                                      flagN \leftarrow 1 if reg < value, otherwise 0
   21
          COMPZ operand
                                      flagZ \leftarrow 1 if value = 0, otherwise 0
                                      flagN \leftarrow 1 if value < 0, otherwise 0
   22
                                      flagZ \leftarrow value^{th} bit of reg
          TBIT reg, operand
   23
                                      value^{th} bit of reg \leftarrow 1
          SBIT reg, operand
                                      value^{th} bit of reg \leftarrow 0
   24
          CBIT reg, operand
```

```
JUMP operand
  25
                                   PC \leftarrow value
  26
         JZER reg, operand
                                    if (reg = 0) PC \leftarrow value
  27
         JPOS reg, operand
                                   if (reg \ge 0) PC \leftarrow value
  28
         JNEG reg, operand
                                   if (reg < 0) PC \leftarrow value
  29
         JCOND
                                          Note that no main register is used with the JCOND
                                          instruction. Instead, its 4 bits are used to encode one
                                          of the seven condition tests shown here.
                                    if (flagZ) PC \leftarrow value
0
         JCOND EQL, operand
                                    if (\sim flagZ) PC \leftarrow value
1
         JCOND NEQ, operand
         JCOND LSS, operand
                                    if (flagN) PC \leftarrow value
2
3
         JCOND LEQ, operand
                                    if (flagZ \vee flagN) PC \leftarrow value
4
         JCOND GTR, operand
                                    if (\sim flagZ \land \sim flagN) PC \leftarrow value
5
         JCOND GEQ, operand
                                   if (\sim flagN) PC \leftarrow value
6
         JCOND ERR, operand
                                   if (flagE) PC \leftarrow value
  30
         GETFL reg, operand
                                   reg \leftarrow flag[value]
                                   peroject Exam Help
  32
         GETSR reg, operand
                                   reg \leftarrow special register[value]
         33
         PUSH operand
  34
                                   SP \leftarrow SP - 1
                                    memory[SP] \leftarrow value
                                    t: estutore
  35
         POP operand
                                    destination \leftarrow memory[SP]
                                    SP \leftarrow SP + 1
         CALL operand
                                    SP \leftarrow SP - 1
  36
                                   memory[SP] \leftarrow PC
                                   PC \leftarrow value
  37
         RET
                                   PC \leftarrow memory[SP]
                                    SP \leftarrow SP + 1
                                          value is treated as a memory address. The reg<sup>th</sup> 8-bit
  38
         LDCH reg, operand
                                          byte (character) starting from that address in memory
                                          is loaded into reg. i.e.,
                                   reg \leftarrow byte (reg modulo 4) of memory[value + reg \div 4]
                                          value is treated as a memory address. The reg<sup>th</sup> 8-bit
  39
         STCH reg, operand
                                          byte (character) starting from that address is replaced
                                          by the value of register 0 without modifying the other
                                          24 bits of that word.
                                    byte (reg modulo 4) of memory[value + reg\div4] \leftarrow R0
  40
         PERI
                                   Control peripheral activity: see separate documentation
```

all flags \leftarrow reg

42

FLAGSJ reg, operand

```
PC \leftarrow value
       WAIT
43
                                  CPU idles until interrupted
44
       PAUSE
                                  CPU idles for approximately 50mS, unless interrupted
                                  Enter CPU single-stepping mode
45
       BREAK
46
       IRET
                                  all flags \leftarrow memory[SP+1]
                                  PC \leftarrow memory[SP+5]
                                  FP \leftarrow memory[SP+6]
                                  SP \leftarrow memory[SP+7]
                                  R12 \leftarrow memory[SP+8]
                                  R11 \leftarrow memory[SP+9]
                                  R10 \leftarrow memory[SP+10]
                                  R9 \leftarrow memory[SP+11]
                                  R8 \leftarrow memory[SP+12]
                                  R7 \leftarrow memory[SP+13]
                                  R6 \leftarrow memory[SP+14]
                                  R5 \leftarrow memory[SP+15]
                                  R4 \leftarrow memory[SP+16]
    Assignment RP rejection Sp+F7] x am Help
                                  R1 \leftarrow memorv[SP+19]
                                  R0 \leftarrow memory[SP+20]
               https://tutores.com
       SYSCALL reg, code
47
                                  memory[SP-1] \leftarrow R0
                                  memory[SP-2] \leftarrow R1
                WeChanemostutorcs
                                  memory[SP-4] \leftarrow R3
                                  memory[SP-5] \leftarrow R4
                                  memory[SP-6] \leftarrow R5
                                  memory[SP-7] \leftarrow R6
                                  memory[SP-8] \leftarrow R7
                                  memory[SP-9] \leftarrow R8
                                  memory[SP-10] \leftarrow R9
                                  memory[SP-11] \leftarrow R10
                                  memory[SP-12] \leftarrow R11
                                  memory[SP-13] \leftarrow R12
                                  memory[SP-14] \leftarrow SP
                                  memory[SP-15] \leftarrow FP
                                  memory[SP-16] \leftarrow PC
                                  memory[SP-17] \leftarrow reg
                                  memory[SP-18] \leftarrow main register number
                                  memory[SP-19] \leftarrow code
                                  memory[SP-20] \leftarrow all flags
                                  memory[SP-21] \leftarrow 40
                                  SP \leftarrow SP - 21
                                  PC \leftarrow memory[specialregister[CGBR] + code]
```

 $flagSys \leftarrow 1$

```
48
                                     reg \leftarrow value; destination \leftarrow 1
       ATAS reg, operand
                                    performed indivisibly, ignoring interrupts
49
                                    reg \leftarrow physical memory[value]
       PHLOAD reg, operand
50
       PHSTORE reg, operand physicalmemory[value] \leftarrow reg
51
       VTRAN reg, operand
                                     reg \leftarrow physical address for virtual address value
52
       MOVE reg, reg2
                                     while R0 > 0 repeat
                                     \{ memory[reg2] \leftarrow memory[reg] \}
                                       reg2 \leftarrow reg2 + 1
                                       reg \leftarrow reg + 1
                                       R0 \leftarrow R0 - 1
53
       FADD reg, operand
                                    floating point: reg \leftarrow reg + value
54
       FSUB reg, operand
                                    floating point: reg \leftarrow reg - value
       FMUL reg. operand
SS12111116
                                    floting point: reg Ereg x value

Project Exam
       FDIV reg, operand
56
                                    floating point: reg \leftarrow reg \div value
57
       FCOMP reg, operand / / floating point:
                 11 UDS.// Uflace CISfree I alue, otherwise 0
                                       flagN \leftarrow 1 if reg < value, otherwise 0
58
       FCOMPZVeg, operand floating point:
                                      flacest Uit Oct 6, Stherwise 0
                                       flagN \leftarrow 1 \text{ if } reg < 0, \text{ otherwise } 0
59
                                    reg \leftarrow (int)value, value interpreted as floating point
       FIX reg, operand
60
       FRND reg, operand
                                    reg \leftarrow (float)(closest int to value), both floating point
61
       FLOAT reg, operand
                                    reg \leftarrow (float)value, value interpreted as an integer
62
       FLOG reg, operand
                                    floating point:
                                       reg \leftarrow natural log(reg), if value = 0
                                       reg \leftarrow log \ base \ value(reg), \ otherwise
63
       FEXP reg, operand
                                    floating point:
                                       reg \leftarrow e \text{ to power(reg)}, \text{ if value} = 0
                                       reg \leftarrow value \ to \ power(reg), \ otherwise
64
       FFO reg, operand
                                     reg \leftarrow number of bits to right of first 1 in value
                                     if value = 0: reg \leftarrow -1, flagZ \leftarrow 1, flagN \leftarrow 1
65
       FLZ reg, operand
                                     reg \leftarrow number of bits to right of last 0 in value
                                     if value = -1: reg \leftarrow -1, flagZ \leftarrow 1, flagN \leftarrow 1
66
       RAND reg
                                    reg \leftarrow random positive number
```

```
67
       TRACE reg, operand
                                  display PC, reg, and value on console
                                  send single character value to controlling teletype
68
       TYPE operand
69
       INCH operand
                                  destination \leftarrow one character code from controlling keyboard
                                                   or -1 if none available
70
       ANDN reg, operand
                                  reg \leftarrow reg \land \sim value
71
       ORN reg, operand
                                  reg \leftarrow reg \lor \sim value
72
       NEG reg, operand
                                  reg \leftarrow - value
       FNEG reg, operand
73
                                  reg \leftarrow - value, value interpreted as floating point
74
       ROTL reg, operand
                                  reg is shifted value bits left, with the bits lost at the left
                                  being reinserted at the right.
75
       ROTR reg, operand
                                  reg is shifted value bits right, with the bits lost at the right
                                  being reinserted at the left.
                                  fl_{\mathbf{q}} \mathbf{Z} \leftarrow 1 if least sig_{\mathbf{q}} (value) bits of \mathbf{q}eg_{\mathbf{q}} all 0, otherwise 0
76
       ASR reg, operand
                          CN Ureg Frog Challe, the xigh bit being cuplicated at the left
                                  R0 \leftarrow bit range described by reg from value,
77
       EXBR reg, operand
                                  with the most significant bit of the range giving the sign.
                                  R0 \leftarrow bit range described by reg of value,
78
       EXBRV reg, operand
                                  with the most significant bit of the range giving the sign.
       DPBR revolver and a bit range test ited by rag from value \leftarrow R0.
79
80
       DPBRV reg, operand
                                  bit range described by reg of value \leftarrow R0.
                                  the bit range selector in reg is advanced by value positions,
81
       ADJS reg, operand
                                  taking into account the range size and the requirement for
                                  ranges not to span two words. value may be negative.
82
       UEXBR reg, operand
                                  R0 \leftarrow bit range described by reg from value, unsigned.
83
                                  R0 \leftarrow bit range described by reg of value, unsigned.
       UEXBRV reg, operand
84
       UCOMP reg, operand
                                  flagZ \leftarrow 1 if reg = value, otherwise 0
                                  flagN \leftarrow 1 if reg < value, otherwise 0, an unsigned comparison
85
       UMUL reg, operand
                                  reg \leftarrow reg \times value, unsigned
86
       UDIV reg, operand
                                  reg \leftarrow reg \div value, unsigned
87
       UMOD reg, operand
                                  reg \leftarrow reg \mod value, unsigned
88
       CLRPP operand
                                  page containing physical address value all set to zero
89
       FILL reg, operand
                                  while R0 > 0 repeat
```

 $\{ memory[reg2] \leftarrow value \}$

$$reg \leftarrow reg + 1$$

R0 \leftarrow R0 - 1 \right\rig

Assignment Project Exam Help

https://tutorcs.com

WeChat: cstutorcs