Computer Architecture and Low Level Programming

Assignmensilios-Kelefourasıp

Email: V.kelefouras@pllymouth.ac.uk

WeChat Vehsites


https://www.plymouth.ac.uk/staff/vasilios

-kelefouras

Outline


- Memory hierarchy
- Cache memories
- Temporal and Spainmenty Project Exam Help
- Cache designhttps://tutorcs.com
 - Cache hit/miss
 - Direct mapped, Wetenshalative turtuly cossociative
 - Write policies
 - Replacement policy
- Stack memory

Memory Wall Problem



Take from https://slideplayer.com/slide/7075269/

Memory Hierarchy



Taken from https://www.researchgate.net/publication/281805561_MTJ-based_hybrid_storage_cells_for_normally-off_and_instant-on_computing/figures?lo=1

Cache memories

- Wouldn't it be nice if we could find a balance between fast and cheap memory?
- The solution is to add from 1 up to 3 levels of cache memories, which are small, fast, but expensive memories
 - The cache goes between the processor and the slower, main memory (DDR).
 - It keeps a copy of the most frequently used data from the main memory.
 - Faster reads and Wie Chate rostuitemently used addresses
 - We only need to access the slower main memory for less frequently used data
- Cache memories occupy the largest part of the chip area
- They consume a significant amount of the total power consumption
- Add complexity to the design
- Cache memories are of key importance regarding performance

Memory Hierarchy (2)

- Consider that CPU needs to perform a load instruction
 - First it looks at L1 data cache. If the datum is there then it loads it and no other memory is accessed (L1 hit)
 - If the datum is Assignment Project Lemma, The phe CPU looks at the L2 cache
 - If the datum is in L2 (htaps)//tertorcsheomemory is accessed.

Otherwise (**L2 miss**), the CPU looks at L3 etc

WeChat: cstutorcs

L1 cache access time: 1-4 CPU cycles

L2 cache access time: 6-14 CPU cycles

L3 cache access time: 40-70 CPU cycles

DDR access time: 100-200 CPU cycles

Data Locality

- Regarding static programs, it's very difficult and time consuming to figure out what data will be the "most frequently accessed" before a program actually runs
 - In static programs the control flow path is known at compile time Assignment Project Exam Help Regarding dynamic programs it is impossible
- This makes it hard to knewtrology/toutoreigtothersmall, precious cache memory
- But in practice, most programs exhibit locality, which the cache can take WeChat: cstutorcs advantage of
 - The principle of temporal locality says that if a program accesses one memory address, there is a good chance that it will access the same address again
 - The principle of spatial locality says that if a program accesses one memory address, there is a good chance that it will also access other nearby addresses

Temporal Locality in Program Instructions

- The principle of temporal locality says that if a program accesses one memory address, there is a good chance that it will access the same address again
- Loops are excellent examples of temporal locality in programs

 Assignment Project Exam Help

 The loop body will be executed many times

 - The computer will need to access those same few locations of the instruction memory repeatedly
- For example: WeChat: cstutorcs

```
Loop: Iw, $t0, 0($s1)
add $t0, $t0, $s2
sw $t0, 0($s1)
addi $$1, $$1, -4
       $s1, $0, Loop
bne
```

Each instruction will be fetched over and over again, once on every loop iteration

Temporal Locality in Data

- Programs often access the same variables over and over, especially within loops, e.g., below, sum, i and B[k] are repeatedly read/written
- Commonly-accessed variables can be kept in registers, but this is not always possible as there is a simple number of the gisters Help

- https://tutorcs.com Sum and i variables are a) of small size, b) reused many times, and therefore it is efficient to remain in the CRU's registers
- B[k] remains unchanged during the innermost loop and therefore it is efficient to remain in a CPU register
- The whole A[] array is accessed 3 times and therefore it will remain in the cache (depending on its size)

```
sum = 0;
for (k = 0; k < 3; k++)
 for (i = 0; i < N; i++)
 sum = sum + A[i] + B[k];
```

Spatial Locality in Program Instructions

The principle of spatial locality says that if a program accesses one memory address, there is a good chance that it will also access other nearby addresses

```
Assignment Project Exam Help sub $sp, $sp, 16

sw $ra, 0($sp)

https://tuspcs4@pp)


sw $a0, 8($sp)

WeGhat:$astutacsp)
```

- Every program exhibits spatial locality, because instructions are executed in sequence most of the time (however, branches might occur) if we execute an instruction at memory location i, then we will probably also execute the next instruction, at memory location i+1
- Code fragments such as loops exhibit both temporal and spatial locality


Spatial Locality in Data

- Programs often access data that are stored in contiguous memory locations
 - Arrays, like A[] in the code below are always stored in memory contiguously this task is performed by the compiler Assignment Project Exam Help



How caches take advantage of temporal locality


- Every time the processor reads from an address in main memory, a copy of that datum is also stored in the cache
 - The next time that same address is read, we can Help use the copy of the data in the cache instead of accessing the slower boxes://tutorcs.com
 - So the first read is a little slower than before since it goes through both main memory and the cache,
 but subsequent reads are much faster
- This takes advantage of temporal locality commonly accessed data are stored in the faster
 cache memory



How caches take advantage of Spatial locality

- When the CPU reads location i from main memory, a copy of that data is placed in the cache
- But instead of just copying the contents of location i, it copies several values missingular of location i, it line)
 - If the CPU later does need to read from a fooding in that cache line, it can access that data from the cache and not the slower main memors, telepones and A[3]
 - For example, instead of loading just one array element at a time, the cache actually loads four /eight array elements at once
- Again, the initial load incurs a performance penalty, but we're gambling on spatial locality and the chance that the CPU will need the extra data

Cache lines – 256 bit



L1 data cache


A[4] A[5] A[6] A[7]

A[1] A[2] A[3]

Definitions: Hits and misses

- A cache hit occurs if the cache contains the data that we're looking for. Hits are
 desirable, because the cache can return the data much faster than main
 memory
- A cache miss occurs in the cache does not contain the requested data. This is inefficient, since the CPU must then wait accessing the slower next level of https://tutorcs.com
- There are two basic measurements of cache performance
 CSTULOTES
 - The hit rate is the percentage of memory accesses that are handled by the cache
 - The miss rate (1 hit rate) is the percentage of accesses that must be handled by the slower lower level memory
- Typical caches have a hit rate of 95% or higher, so in fact most memory accesses will be handled by the cache and will be dramatically faster

Important Questions



- 1. When we copy a block of data from main memory to the case gharacrast Project Vexentit? Help
- 2. How continue is all the cache, or if it has to be fetched from main memory first?


 We Chat: cstutorcs
- 3. Eventually, the small cache memory might fill up. To load a new block from main memory, we'd have to replace one of the existing blocks in the cache... which one?
- 4. In a write request, are we going to write to all memories in memory hierarchy or not?

A simple cache design

- Caches are divided into blocks, which may be of various sizes
 - The number of blocks in cache memories are always in power of 2
 - For now consider that each block contains just one byte (not true in practice). Of course this cannot take advantage of spatial locality
- Here is an example of tepphe/ytith eight blocks, each holding one byte

WeChaindestutores data	
000	
001	
010	
011	
100	
101	
110	
111	

Where should we put data in the cache? (1)



Where should we put data in the cache? (2)

Memory

Address

10

17

13

14

15

One way to figure out which cache block a particular memory address should go to is to use the modulo (remainder) operator Assignment Project

Let x be block number in cache, y be block number of DDR, and the sind the s of blocks in cache, then mapping is done with the help of the weethat: cstutores

For instance, with the four-block cache here, address 14 would map to cache block 2

 $x = y \mod n$

$$14 \mod 4 = 2$$

the modulo operation finds the remainder after division of one number by another delp Index An equivalent way to find the placement of a memory address in the cache
is to look at the least significant k bits of the address


 Memory

In a four-entry cache
we would check the two gnment Project
least significant bits of
our memory addresses

https://tutores


Again, you can check that address 14_{10} (1110 $_2$) WeChat: maps to cache block 2_{10} (10 $_2$)

 Taking the least k bits of a binary value is the same as computing that value mod n



addresses 2, 6, 10 or 14

How can we tell if a word is already in the cache, or if it has to be fetched from main memory first?




14

15

Adding tags


■ The solution is to add tags to the cache, which supply the rest of the address bits to let us distinguish between different memory locations that map to the same cache block



what's in the cache


 Now we can tell exactly which addresses of main memory are stored in the cache, by concatenating the cache block tags with the block indices

Assignment Project Exam Help




the valid bit

- Initially, the cache is empty and does not contain valid data, but trash
- Thus, we add a valid bit for each cache block
 - When the system is initialized pull the valid bits are set to 0
 - When data is loaded into a particular cache block, the corresponding valid bit is set to https://tutorcs.com



- Every memory has its memory controller, a HW mechanism responsible for finding the words in memory, loading/storing etc
- When the CPU tries to read from memory, the address will be sent to the cache controller
 - The lowest k bits Afghe godfes will preside to the interest of the lowest k bits Afghe godfes will preside to the lowest k bits Afghe godfes will preside to the lowest k bits Afghe godfes will preside to the lowest k bits Afghe godfes will preside to the lowest k bits Afghe godfes will preside to the lowest k bits Afghe godfes will preside to the lowest k bits Afghe godfes will preside to the lowest k bits Afghe godfes will preside to the lowest k bits Afghe godfes will preside to the lowest k bits Afghe godfes will preside to the lowest k bits Afghe godfes will preside to the lowest k bits Afghe godfes will preside to the lowest k bits Afghe godfes will preside to the lowest k bits Afghe godfes will preside to the lowest k bits Afghe godfes will preside to the lowest k bits Afghe godfes will be a supplied to the lowest k bits Afghe godfes will be a supplied to the lowest k bits Afghe godfes will be a supplied to the lowest k bits a supplied
 - If the block is valid and the tag matches the upper (m k) bits of the m-bit address, then that data will be sent the $\frac{PU}{tutorcs.com}$
- Here is a diagram of a 32-bit memory address and a 2¹⁰ byte cache



cache miss

 In a two level memory hierarchy, L1 Cache misses are somehow expensive, but L2 cache misses are very expensive

Assignment Project Exam Help

However, the slower main memory accesses are inevitable on an L3 cache miss
 https://tutorcs.com


WeChat: cstutorcs

 The simplest thing to do is to stall the pipeline until the data from main memory can be fetched (and also copied into the cache)

Copying a block into the cache

- After data is read from main memory, putting a copy of that data into the cache is straightforward
 - The lowest k bits of the address specify a cache block Assignment Project Exam Help The upper (m-k) address bits are stored in the block's tag field

 - The data from mainting more tieft to the block's data field
 - The valid bit is set to 1




What if the cache fills up?

- Eventually, the small cache memory might fill up. To load a new block from DDR, we'd have to replace one of the existing blocks in the cache... which one?
 - A miss causes a new block to be loaded into the cache, automatically overwriting any previously, stored data
 - Normally, the least recently used (LRU) replacement policy is used, which assumes that least recently used data are less likely to be requested than the most recently used ones
 - So, in a cache miss, cache throws out the cache line that has been unused for the longest time

A more realistic direct mapped cache memory

Normally, one cache line contains 128/256 bits of data. In most programming languages, an integer uses 32 bits (4 bytes)




Associativity

- The replacement policy decides where in the cache a copy of a particular entry of main memory will go
- So far, we have seen directed mapped cache only
 Assignment Project Exam Help

 each entry in main memory can go in just one place in the cache
- Although direct mapped tasses/art simple condicheaper they are not performance efficient as they give a large number of cache misses
- There are three types Weichestieger ditte cociativity
 - Direct mapped
 - N-way Associative
 - Fully associative

Associative Caches

Block 12 placed in 8 block cache:




Set-associative cache memories

- A 4-way associative cache consists of four direct-mapped caches that work in parallel
- Normally, L1 caches are of 8 way associative, while L2/L3 caches are of 16/24 way associative, i.e., 16/24 arect mapped caches in parallel
- Data are found in one cache among four by using an address which is stored in one of the four caches

WeChat: cstutorcs

 Set associative caches are the most used as they present the best compromise between cost and performance

The 4-way set-associative cache architecture



Cache misses

- Compulsory miss (or cold miss): first access to a block
 - Normally, compulsory misses are insignificant
- Capacity miss: Cache cannot contain all blocks accessed by the program

 - Solution: increase dathesizetutores.com
- **Conflict miss:**
 - Multiple memory location are mapped to the same cache location
 - Solution 1: increase cache size
 - Solution 2: increase associativity

Write policies - In a write request, are we going to write to all memories in memory hierarchy or not?


- <u>Write through</u> Data are written to all memories in memory hierarchy
 - Disadvantage: Data are written into multiple memories every time and thus it takes more time.
 Assignment Project Exam Help
- Write back Data are written only to L1 data cache; only when this block is replaced, it is written in L2. If this block is replaced from, then it is written in main memory eChat: cstutorcs
 - Requires a "dirty bit"
 - more complex to implement, since it needs to track which of its locations have been written over, and mark them as dirty for later writing to the lower lower memory

Write policies (2)

What happens on a write miss?

- a decision needs to be made on write misses, whether or not data would be loaded into the cache. This is defined by these two approaches:
 - Write allocate: datum at the missed write location is loaded to cache, followed by a write-hit operation. In this approach, write misses are similar to read misses https://tutorcs.com
 - No-write allocate: datum at the missed-write location is not loaded to cache, and is written directly to DDR. In this approach, data are loaded into the cache on read misses only
- Both write-through and write-back policies can use either of these write-miss policies, but usually they are paired in this way:
 - A write-back cache uses write allocate, hoping for subsequent writes (or even reads) to the same location, which is now cached
 - A write-through cache uses no-write allocate. Here, subsequent writes have no advantage, since they still need to be written directly to DDR


Memory Allocation



- There are 4 parts in main memory:
 - code, global variables, stack, and heap.
- Stack is a block Afgregnany that Project to Frunction was and local variables.
- Stack size is fixed during compilations. Cannot ask for more during runtime.
 WeChat: cstutorcs
- Actual data in the stack grows and shrinks as local variables and other pointers are added and removed accordingly.
- Every function call is allocated a stack frame a block of memory required for holding function specific data. The size of this is determined during compile-time.
- \square In x64, the stack frame size is a multiple of 16 bytes
- Little-endian form is used

Virtual and Physical Memory

- A virtual address is a memory address that a process uses to access its own memory
 - The virtual address is not the same as the actual physical RAM addresss in which it is storest in which it is storest in the same as the actual physical RAM addresss.
 - Unit hardware translates in the land address, the Memory Management Unit hardware translates in the Virtual address, the Memory Management
 - The OS determines the mapping from virtual address to physical address we Chat: cstutorcs
- Some of the benefits include
 - virtual space available is huge compared to physical memory
 - increased security due to memory isolation



How can I find the memory addresses of an array?

- We can print the virtual memory addresses only
- The hardware addresses are managed by the memory management unit
 Assignment Project Exam Help
- The However, if you know how the cache works you can have a very good guess about where the the table of tabl

```
WeChat: cstutorcs

//print virtual memory addresses

for (i=0; i<4; i++)

for (j=0; j<4; j++)

printf("\nThe address of element (%d,%d) is %p",i, j, &A[i][j]);
```

Stack and Heap

Stack memory

- The stack is a special area of RAM that can be used by functions ignementally street exam Help
 - To save register_state.
 - For local variables://tutorcs.com
 - For large input parameters (return values.
 - Stack works as Last In First Out (LIFO)



Heap memory

Dynamic allocation



Why Stack is needed?

- Calling subroutines
- Using registers in subroutines
- Using local variables in subroutines with the same name as in others
 https://tutorcs.com
 - less RAM memory is used as these local variables are no longer needed when the function is ended
- Passing and returning large arguments to subroutines

Why Stack is needed?

- Every function being called has its own space in stack
- Every time a function is called, it stores into the stack the following:
 - the return address the return afterwards
 - https://tutorcs.com
 its input operands (in x86, the first 6 operands are stored into registers)

 WeChat: cstutorcs
 - Its local variables this way, we can use the registers in the subroutine without being overwritten, e.g., consider using edx in both caller and callee

Stack related instructions and registers

Registers

- ESP Stack pointer points to the last element used in the stack. Implicitly manipulated by instructions (e.g. push 1808, call, ret, etc.)
- □ EBP Base pointer used to reference function parameters and local variable within a starts fratmeores.com

Instructions

- WeChat: cstutorcs

 push M/L/R Pushes an M/L/R value on top of the stack (ESP 4).
- \square pop R Remove and restore an R value from the top (ESP + 4).
- call label Calls a function with a label. This results into pushing the next instruction address on the stack.
- ret Returns to caller function return value is usually stored in eax register.

Every time we call a function...

- The operands of the called function are stored into rdi,rsi,rdx,rcx,r8,r9 and then into the stack (if more space is needsignment Project Exam Help
- □ The return valuetipstotethtosrcom(eax for 32bit it is the same register)
 WeChat: cstutorcs
- Remember this when apply reverse engineering...

How Stack Works?

□ Let's have a look at the 3rd question of this lab session ...

Assignment Project Exam Help

https://tutorcs.com

Caller and Callee – example (1)

- In the C++ code below, main is the caller function, and addFunc is the callee function.
- We will convert this into assembly and see how it works with the memory.

```
https://tutores.com

int main() {

int char; estutores

int c = addFunc(a, b);

return 0;

}

int addFunc(int a, int b) {


return a + b;

}
```

Caller and Callee -example (2)

```
47
     .data ; data segment
 6
         ; define your variables here
         a DWORD 2
 8
         b DWORD 4
             ; code segment nment Project Exam Help
10
         main PROC C; edecl calling convention -- caller
11
             push b ; push b into stack
12
             push a ; push a into stack CS.COM
13
             call addFunc ; call addtion function
14
             add esp, 8 ; remove the
15
             INVOKE ExitProcess, Mal Exitutibless
16
        main ENDP
17
         addFunc PROC C; cdecl calling convention -- callee
18
             push ebp; store whatever ebp is for the caller
19
             mov ebp, esp; get the current stack pointer into the base pointer
20
             mov ebx, [ebp + 8]; this is a
21
             mov eax, [ebp + 12]; this is b
22
23
             add eax, ebx
24
             pop ebp; restore ebp for the caller
25
             ret ; return
26
         addFunc ENDP
     END main
```

Caller and Callee -example (3)



```
main PROC C; cdecl calling convention -- caller

push b; push b into stack

Registers

EAX = 8ACRSALO CERCIP 60F9F0 00 CCRC=C0118100A EDX = 60.181.00A

ESI = 0118100A EDI = 0118100A EIP = 0118101C ESP = 00DEF8C0

EBP = 00DEF8D0 EFL = 00000246

https://tutorcs.com
```

- We start the debugger
- Before running line 12, the Chat: cstutorcs ESP=0x00DEF8C0.
- Each address is pointing to 4 bytes of memory.
- Decreasing addresses has nothing in there to being with.
- Push the last parameter of the function first (LIFO)!

```
Memory 1
0x00DFF8A8
            00 00 00 00
            00 00 00 00
0x00DEF8AC
            00 00 00
0x00DEF8B0
0x00DEF8B4
0x00DEF8B8
            00 00 00 00
0x00DEF8BC 00 00 00 00
0x00DEF8C0
                          D.÷u
0x00DEF8C4
                           .ðù.
               f0 f9 00
0x00DEF8C8
                            . ÷u
```

```
push b ; push b into stack

push a ; push a into stack ≤1ms elapsed
```


- The value of b is pushed on the top of the stack.
- Last used address is now ESP = 0x00DEF8C0 - 4 = 0x00DEF8BC.
- Little Endian lower bits on the lower addresses (see red highlighted line on the right).

```
Memory 1
            00 00 00 00
0x00DFF8A8
0x00DEF8AC
            00 00 00
0x00DEF8B0
            00 00 00 00
0x00DFF8B4
            00 00 00 00
            00 00 00 00
0x00DEF8BC
            04 00 00 00
                          D.÷u
                          .ðù.
0x00DEF8C4
               f0 f9 00
0x00DEF8C8
            20 87 f7 75
                            "÷u
```

```
push a ; push a into stack

call addFunc ; call addtion function ≤1ms elapsed
```

- The value of a is pushed on the top of the stack.
- Last used address is now ESP = 0x00DEF8BC - 4 = 0x00DEF8B8.
- Little Endian lower bits on the lower addresses (see red highlighted line on the right).



```
addFunc PROC C; cdecl calling convention -- callee

push ebp; store whatever ebp is for the caller ≤1ms elapsed
```

```
Registers Assignment Project Exam Help

EAX = 8AC2BA10 EBX = 00F9F000 ECX = 0118100A EDX = 0118100A

ESI = 0118100A EDI = 0118100A EIP = 01181037 ESP = 00DEF8B4

EBP = 00DEF3701678:=/00000246CS.COM
```

- What happened here? ⇒ We jumped into the fucntion that we called: addFunc.
- Last used address is now ESP = 0x00DEF8B8 - 4 = 0x00DEF8B4.
- Why was that weird number pushed to the stack?

```
Memory 1
            00 00 00 00
0x00DFF8A8
0x00DFF8AC
            00 00 00 00
a√aaDEE8Ra
0x00DFF8B4
0x00DFF8BC
            04 00 00 00
0x00DEF8C0
            44 87 f7 75
                           D.÷u
0x00DEF8C4
            00 f0 f9_00
                           .ðù.
0x00DEF8C8
            20 87 f7 75
                            ..÷u
```

```
call addFunc; call addtion function


01181028 call addFunc (01181037h)

add esp, 8; remove the

01181020 csdsnmen***Project Exam Help
```

https://tutorcs.com

We pushed the instruction address that comes after the function call would finish, so that we can resume normal operation after fucntion call has finished.



```
54
```

```
push ebp ; store whatever ebp is for the caller

mov ebp, esp ; get the current stack pointer into the base pointe
```

```
Registers Assignment Project Exam Help

EAX = 8AC2BAT0 EBX = 00F9F000 ECX = 0118100A EDX = 0118100A

ESI = 0118100A EDI = 0118100A EIP = 01181038 ESP = 00DEF8B0

EBP = 00DEF300 ESt. /= 100000246 S.COM
```

- Now, we have saved the Eppastate in the stack.
- This is because we are going to re-write it in the next statement.
- This will enable us to explicitly manipulate bits of memory.
- Last used address is now ESP = 0x00DEF8B4 - 4 = 0x00DEF8B0.

```
Memory 1
            00 00 00 00
0x00DFF8A8
0x00DFF8AC
            00 00 00 00
            d0 f8 de 00
0x00DEF8B0
0x00DFF8B4
            2d 10 18 01
0x00DEF8B8
            02 00 00 00
            04 00 00 00
0x00DFF8BC
0x00DEF8C0
            44 87 f7 75
                          D.÷u
0x00DEF8C4
            00 f0 f9 00
                          .ðù.
0x00DEF8C8
            20 87 f7 75
                            ..÷u
```

```
55
```

```
mov ebp, esp; get the current stack pointer into the base pointer

mov ebx, [ebp + 8]; this is a ≤1ms elapsed
```

```
Registers Assignment Project Exam Help

EAX = 8AC2BA10 EBX = 00F9F000 ECX = 0118100A EDX = 0118100A

EST = 0118100A EDI = 0118100A EIP = 0118103A ESP = 00DEF8B0

EBP = 00DEF8B0 SSL = 02300246S.COM
```

- We copied the ESP into the EBP register.
 We Chat: cstutorcs
- Within addFunc, we will use the EBP register to access stack rather than ESP.
- We want to access a and b values from the stack next. Where are they?
- Last used address is now ESP = 0x00DEF8B4 - 4 = 0x00DEF8B0.

```
Memory 1
0x00DFF8A8
             00 00 00 00
0x00DEF8AC
            00 00 00 00
0x00DEF8B0
            d0 f8 de 00
                           ĐợP.
             2d 10 18 01
0x00DFF8B4
0x00DEF8B8
            02 00 00 00
0x00DFF8BC
            04 00 00 00
0x00DFF8C0
                           D.÷u
0x00DFF8C4
                           .ðù.
0x00DEF8C8
             20 87 f7 75
                            .÷u
```

```
56
```

```
mov ebp, esp; get the current stack pointer into the base pointer

mov ebx, [ebp + 8]; this is a ≤1ms elapsed
```

```
Register Ssignment Project Exam Help

EAX = 8AC2BA10 EBX = 00F9F000 ECX = 0118100A EDX = 0118100A

EST = 0118100A EDI = 0118100A EIP = 0118103A ESP = 00DEF8B0

EBP = 00DEF8B0 SF. / 100001248.COM
```

- Currently ESP = 0x00DEF8B0.
- □ a is in address 0x00DEF8B8 = ESP + 8
- □ b is in address 0x00DEF8BC = ESP + 12
- Why? ⇒ We pushed the next instruction address following on from the addFunc call and then the EBP address

```
Memory 1
0x00DFF8A8
            00 00 00 00
0x00DEF8AC
            00 00 00 00
0x00DEF8B0
            d0 f8 de 00
                          ĐợÞ.
0x00DEF8B4
            2d 10 18 01
0x00DEF8B8
            02 00 00 00
0x00DEF8BC
            04 00 00 00
0x00DEF8C0
            44 87 f7 75
                          D.÷u
0x00DEF8C4
            00 fo f9 00
                           .ðù.∶
0x00DEF8C8
            20 87 f7 75
                            . ÷u
```

```
21 mov ebx, [ebp + 8]; this is a

22 mov eax, [ebp + 12]; this is b

23 add eax, ebx

24 pop ebp; restore ebp for the caller ≤1ms elapsed

Registers

EAX = 00000006 EBX = 00000002 ECX = 0118100A EDX = 0118100A

ESI = 011810AFFDS = 0113103AESP = 000EF8B0

EBP = 00DEF8B0 EFL = 00000206
```

- We perform three steps now to add a and b.
- Stack is unaltered only changed general purpose registers eax and ebx using the ebp to access values from the stack.
- The resulting sum is in eax = 2 + 4 = 6

```
Memory 1
0x00DEF8A8
           00 00 00 00
0x00DEF8AC 00 00 00 00
0x00DEF8B0 d0 f8 de 00
                        ĐợÞ.
0x00DEF8B4 2d 10 18 01
0x00DEF8B8 02 00 00 00
0x00DEF8BC 04 00 00 00
0x00DEF8C0 44 87 f7 75
                        D.÷u
           00 f0 f9 00
                        .đù.
0x00DEF8C4
0x00DEF8C8
           20 87 f7 75
                         ..÷u
```

```
pop ebp ; restore ebp for the caller
ret ; return ≤1ms elapsed

Registers

EAX = 00/2000 EPC 115100 EPX - (2115100 A)
ESI = 0118100A EDI = 0118100A EIP = 01181043 ESP = 00DEF8B4
EBP = 00DEF8D0 EFL = 00000206
https://tutorcs.com
```

- We now restored EBP to original state so that the caller function do not see any changes to it, and therefore can use it as if nothing happened.
- Pressing next now return to the next instruction in the main function.
- Note that ESP has changed: it now "removed" (i.e. not tracking the piece of memory) EBP.

```
Memory 1
0x00DEF8A8
           00 00 00 00
           00 00 00 00
0x00DEF8AC
           d0 f8 de 00
0x00DEF8B0
                        ĐợP.
0x00DEF8B4
           2d 10 18 01
0x00DEF8B8
           02 00 00 00
0x00DEF8BC
           04 00 00 00
0x00DEF8C0
           44 87 f7 75
                        D.÷u
0x00DEF8C4
           00 f0 f9 00
                        .ðù.
           20 87 f7 75
0x00DEF8C8
                         "÷u
```

```
add esp, 8 ; remove the

INVOKE ExitProcess, 0 ; exit process ≤1ms elapsed
```

- After the addFunc we reset the ESP to the original starting point by adding 8 (i.e. discounting the places where we put a and b).
- The values are still there in the stack, but will be overwritten if we have other functions using the stack.

```
Memory 1
0x00DFF8A8
            00 00 00 00
0x00DEF8AC
            00 00 00 00
0x00DFF8B0
            d0 f8 de 00
                          ĐợP.
0x00DEF8B4
            2d 10 18 01
0x00DEF8B8
            04 00 00 00
0x00DEF8BC
0x00DEF8C0
            44 87 f7 75
                          D.÷u
0x00DEF8C4
            00 f0 f9 00
                          .ðù.
0x00DEF8C8
                           "÷u
```

Assignment Project Exam Help Thank you

https://tutorcs.com

WeChat: cstutorcs

Date 29/10/2019

School of Computing
(University of Plymouth)