Computer Architecture and Low Level Programming

Assignmentailiosekeletauraselp

Email: V.Releft Uras@plymouth.ac.uk

WeChat: Website's

https://www.plymouth.ac.uk/staff/vasilios-

kelefouras.

Introduction

Outline

- Superscalar Assignment Project Exam Help
- Superpipelining processors
 In order and out of order processors
- RISC, CISC, VLIWWed FRIC pytogessors
- Moore's Law

Superscalar Processors

- You have been taught about CPU pipelining but performance is never enough
- Any other options ignment Project Exam Help

- https://tutorcs.com
 Why not make the pipeline deeper and deeper?
 - By adding more Wischatstagtutaccock cycle is reduced
 - But beyond some point, adding more pipe stages doesn't help, because control/data hazards increase, and become costlier

Superscalar Processors

 A superscalar processor can execute more than one instruction during a clock cycle by simultaneously dispatching multiple instructions to different execution units on the processor

execution units on the processor

Assignment Project Exam Help

Duplicates the pipeline to accommodate instruction Level Parallelism

(ILP)

https://tutorcs.com
Note that duplicating HW in just one pipe stage doesn't help, e.g., when having 2 ALUs, the bottleneck moves to other stages
WeChat: cstutorcs

- It therefore achieves more throughput (the number of instructions that can be executed in a unit of time) than would otherwise be possible at a given clock rate
- Superscalar machines issue a variable number of instructions each clock cycle, up to some maximum
 - instructions must be independent no data or control dependencies

Pipeline vs 2 way Superscalar (pipelined)

5										
	1	2	3	4	5	6	7	8		
Instruction 1	IF	ID	EX	MEM	WB					
Instruction2		IF	ID	EX	MEM	WB				
Instruction3		As	sign	nment	Proje	ect ME	kawn H	elp		
Instruction4				IF	ID	EX	MEM	WB		
	https://tutorcs.com									
Instruction 1	IF	ID		e Celha	ıt: _{v©s} tı	itores	S			
Instruction2	IF	ID	EX	MEM	WB					
Instruction3		IF	ID	EX	MEM	WB				
Instruction4		IF	ID	EX	MEM	WB				

Careful: If the instructions are interdependent, then superscalar does not improve performance at all

Superscalar Hardware Support

- Extra hardware to simultaneously fetch multiple instructions is needed
- Hardware logicas getermine data dependent est involving the registers' values
- Extra hardware (functions in parallel
- Extra hardware (functional units) to issue multiple instructions in parallel
- More extra hardware for more complicated notions (out of the scope of this module)
- Extra Performance does not come for free

Think Pair Share

Describe the pipeline stages of the following code for a) a 5 stage pipelined processor and b) 5 stage superscalar pipelined processor with 2 pipes. Compare the number of cycles

```
Assignment Project Exam Help
Instruction 1
                            stall ttps://tutorcs.com
Instruction 2
                                                                     WB
Instruction3
                               Wethat: Estutores EX
Instruction4
                                                                      MEM
                                                                              WB
Instruction 1
                 IF
                      ID
                            EX
                                 MEM
                                          WB
                                                                   (1<sup>st</sup> pipe)
                                                                  (1st pipe)
Instruction 2
                       IF.
                                          EX
                                                   MEM
                                                            WB
                           stall
                                   ID
Instruction3
                        IF
                             ID
                                   EX
                                          MEM
                                                    WB
                                                                   (2<sup>nd</sup> pipe)
                                                                              IMUL R3 \leftarrow R1, R2
                                                                   (2<sup>nd</sup> pipe)
                             IF
                                           EX
                                                    MEM
                                                             WB
Instruction4
                                   ID
                                                                              ADD
                                                                                      R3 \leftarrow R3, R1
                                                                              IMUL R5 \leftarrow R6, R8
                                                                                      R7 ← R6, R8
                                                                              ADD
```

Superscalar vs Superpipelining (1)

- Superpipelining: Vaguely defined as deep pipelining, i.e., lots of stages
- Superscalar issue complexity: limits super-pipelining
- How to compare them?

- e.g., 2-way Superscafar vs. two stages


Assignment Project Exam Help

https://tutorcs.com

IF	ID	EX	MEM	WB	
IF	ID [*]	WeEthat:	csvetorc	S WB	
	IF	ID	EX	MEM	WB
	IF	ID	EX	MEM	WB

IF1	IF2	ID1	ID2	EX1	EX2	M1	M2	WB1	WB2			
	IF1	IF2	ID1	ID2	EX1	EX2	M1	M2	WB1	WB2		
		IF1	IF2	ID1	ID2	EX1	EX2	M1	M2	WB1	WB2	
			IF1	IF2	ID1	ID2	EX1	EX2	M1	M2	WB1	WB2

Superscalar vs Superpipelining (2)




Superscalar Problem

- what if two successive instructions can't be executed in parallel?
 - Superscalar operation is double impacted by a stall Assignment Project Exam Help
- Superscalar depends upon:
 https://tutorcs.com
 Instruction level parallelism (ILP)

 - Compiler basty despiratizes on torcs
- Limited by
 - Data dependencies
 - Control dependencies

A Superscalar Processor



Is superscalar good enough?

- A superscalar processor can fetch, decode, execute more than one instructions in parallel
- □ But...
 - Assignment Project Exam Help

 Can execute only independent instructions in parallel
 - Whereas adjacent instructions are often dependent
 - So the utilization of the second pipe is often low
- □ Solution: out-of-order execution: cstutorcs
 - Execute independent instructions in a different, more efficient order
 - A specific HW mechanism examines a sliding window of consecutive instructions (instruction window it is a small memory)
 - Ready instructions get picked up from window and executed out of order
 - Instructions enter (dispatched) and leave (committed) the instruction window in program order, and an instruction can only leave the window when it is the oldest instruction in the window and it has been completed

Out of Order Processors (1)

- The pipelines we have studied so far are statically scheduled and inorder, i.e., instructions are executed in program's order
- If a hazard causes stall cycles, then all instructions up to the offending instruction are stalled Assignment Project Exam Help
 - Forwarding, branch prediction, and other techniques can reduce the number of stall cycles we need, but sometimes a stall is unavoidable

WeChat: cstutorcs

- Consider the following assembly code in a superscalar processor
 - The second instruction stalls the second pipe
- What about changing the order of the instructions?
 - Careful: data dependencies must be preserved

```
IMUL R3 \leftarrow R1, R2
ADD R3 \leftarrow R3, R1
IMUL R5 \leftarrow R6, R8
ADD R7 \leftarrow R6, R8
```

IMUL R3
$$\leftarrow$$
 R1, R2
IMUL R5 \leftarrow R6, R8
ADD R7 \leftarrow R3, R5
ADD R3 \leftarrow R3, R1

Data flow analysis

S1: r1 = r0/7 //division needs many cycles

S2: r8 = r1 + r2

Assignment Project Exam Help

2nd pipe:

54: r6 = r6 - r3

S3: r5=r5+1

In order execution 2-way superscalar:

\$5: r4=r5+r6

https://tutorcs.com

1 2 4 5 6

In order execution:

2


3

5

S6: r7=r8*r4

WeChat: cstutorcs

Data Flow Graph



Out of order execution 2-way superscalar:

1st pipe: 1 2 6 2nd pipe: 3 4 5

Out of Order Processors (2)

- Idea: Move the dependent instructions out of the way of independent ones
 - Rest areas for dependent instructions: Reservation station
 - Monitor the source "values" of each instruction in the resting area
 - When all source "https://ofutpingspuenth are available, dispatch the instruction
 - WeChat: cstutorcs
 Allows independent instructions to execute and complete in the presence of a long latency operation


Out of Order Processors (3)

- Instruction window: It is a memory that holds the instructions that have been fetched and decoded and are waiting to be executed
 - Note: Often, the instruction window doesn't actually exist as a single buffer, but is distributed among reservation stations.

https://tutorcs.com

- Enhanced issue logic. The issue logic must be enhanced to issue (start) instructions out of ordered pending on their readiness to execute
- Reservation stations. Each functional unit has a set of reservation stations associated with it. Each station contains information about instructions waiting or ready to issue.

Out of Order Execution (1)



□ All execution within the instruction window is speculative (i.e., side-effects are not applied outside the CPU) until it is committed

- Advantages: Better performance!
 - Exploit Instruction Level Parallelism (ILP)
 - Hide latencies (e.g., L1 data cache miss, divide)
- Disadvantages: H& ssignment Project Exam Help


that of in-order processors

More expensive, larger chip area, higher Stations

power consumption


eChat: cstutorcs

- Can compilers do this work instead?
 - In a very limited way
 - Compilers lack runtime information
 - Conditional branch direction
 - Data values, which may affect calculation time and control
 - Cache miss / hit




Fetch

Out of Order Processors – the Pipeline (1)



ALUs, AGUs, FPUs

Out of Order Processors – the Pipeline (2)



Out of Order Processors – the Pipeline (3)


Commit Fetch All execution within the instruction window is speculative (i.e., side-effects are not applied Decode outside the CPU) Ansis it grammente Project Exam Help Instructions can write to memory only once it is Dispatch certain they should have the executor executor. COMeservation Stations Instructions must not affect machine state while xecute WeChat: cstutorcs they are speculative **ALU ALU FPU** Instructions enter and leave the instruction Reorder window in program order, and an instruction Buffer can only leave the window when it is the oldest Commit instruction in the window and it has been Store completed Buffer

The instruction window is instantiated as RS & ROB

Out of Order Processors – the Pipeline (4)

Store Buffer:

- Stores are not executed OoO
 - Stores are never performed speculatively Exam Help
 - There is no transparent way to undo them
- Stores are also never re-bridges of thing to Stations
 Stations
 - The Store Buffer disparches Chatre Catyltorcs when
 - The store has both its address and its data ready and
 - There are no older stores awaiting dispatch



Data Dependencies and Register Renaming


```
Data dependencies reside into 3 categories
      Read after Write (RAW) or true dependence....
      Write after Read (WAR) or anti-dependence

ASSIGNMENT Project-Exam Help

Write after Write (WAW) or output dependence
                              https://tutorcs.com
A: $1: PI=3.14;
    S2: R=2;
                              WeChat: cstutorcs
    S3: S=2 \times PI \times R //S3 cannot be executed before S1, S2 – true dependence
    S1: T1=R1;
                    //S3 cannot be executed before or in parallel with S1 – anti-
                    //dependence. But it can be eliminated by applying register
    S3: R1=PI+S; //renaming
                                                                            WAW dependence is
   S1: T1=R1;
                                                                            eliminated by applying
   $2: R2=PI-T1;
                                                                            register renaming
   S3: R3=PI+S;
```

- Register renaming is a technique that eliminates the false data dependencies
- The elimination of these false data dependencies reveals more ILP

 Stations
- □ However, True dependencies rannot stationes eliminated
- Register renaming is a new pipeline stage that allocates physical/hardware registers to instances of logical registers in the decode stage



Fetch

Register Renaming – example (1)

```
D = (a+b) * (a+b-c) //high level code
```

Before Register Renaming:

11: load r1,a
12: load r2,b
13: r3=r1+r2
14: load r1,c
15: r2=r3-r1
16: r1=r3*r2
17: st address,r1

Assignment Project Exam Help

Its assembly code

Draw its Data Flow Graph...

https://tutorcs.com

WeChat: cstutorcs

After Register Renaming:

11: load r1,a12: load r2,b

13: r3=r1+r2

14: load r4,c

15: r5=r3-r4

16: r6=r3*r5

17: st address,r6

Draw its Data Flow Graph...

Now, speaking about performance, is it better?

Register Renaming – example (2)

```
After Register Renaming:
11:
    load rl,a
12:
    load r2,b
                Assignment Project Exam Help
13:
   r3=r1+r2
14:
   load r4,c
15: r5=r3-r4
                      https://tutorcs.com
16: r6=r3*r5
17:
    st addres,r6
                      WeChat: cstutorcs
```

Solution: Reorder instructions as follows — or equally, execute out of order

After OoO:

load rl,a


11:

```
12: load r2,b
14: load r4,c -> hiding the latency from i2 to i3..
13: r3=r1+r2
15: r5=r3-r4
16: r6=r3*r5
17: st addess,r6

Conclusion: In this code, no stalls occur, since none of the load instructions is immediately followed by a dependent (arithmetic) instruction
```

Out of Order Processors - Summary

- Advantages
 - Help exploit Instruction Level Parallelism (ILP)
 - Help hide latencies (e.g., cache miss, divide)
 Assignment Project Exam Help
 - Superior/complementary to instuction Scheduler in the compiler
 - Dynamic instruction in the instruction in t
- Complex micro-architecture hardware
 - Complex instruction WaChat: cstutorcs
 - Requires reordering mechanism (retire/commit)
 - Misprediction/speculation recovery
- Speculative Execution
 - Advantage: larger scheduling window ⇒ reveals more ILP
 - Issues:
 - Complex logic needed to recover from mis-prediction
 - Runtime cost incurred when recovering from a mis-prediction



What is ISA (Instruction Set Architecture)

- It provides commands to the processor, to tell it what to do, e.g., add, load, store
- ISA is analogous to grown on longuage Exam Help
- Allows communication
 - Human language ttps://tutorcs.com
 - □ ISA: software to bordware: cstutorcs
- Need to speak the same language/ISA
- Many common aspects
 - Part of speech: verbs, nouns, adjectives, adverbs, etc.
 - Common operations: calculation, control/branch, memory
- Different computer processors may use almost the same instruction set

RISC vs CISC (1)

- Complex instruction set computer (CISC): complex instructions can execute several low-level operations (such as a load from memory, an arithmetic operation, and a memory store)

 Assignment Project Exam Help

 CISC puts emphasis on HW

 - □ CISC was developte: mtakte compiter development simpler
 - □ CISC is typically used for **general purpose computers**WeChat: cstutorcs

 Reduced instruction set computer (RISC): simple and 1 cycle instructions
- - RISC puts emphasis on SW
 - RISC was developed to make HW simpler
 - RISC is typically used for smart phones, tablets and other embedded devices

RISC vs CISC (An example)

Let's say we want to find the product **Main Memory** of two numbers -(1,3) and (2,1) and (1,8) then store the product back in the location ASSIGNMENT Projects (1,3)(2,1)C code: $A[1][3]=A[1][3]_{11}^{*}$ (3,8)1. CISC Approach: MULT \$(1,3), \$ Complex instruction WeChat: cstutorcs HW will do most of the work 2. RISC Approach: Registers > LOAD A, \$(1,3) LOAD B, \$(2,1) **CPU** MUL A, B **STORE \$(1,3), A Arithmetic Logic** • 4 simple instructions **Unit (ALU)**

The compiler has more work to do

RISC vs CISC architecture comparison

CISC RISC

- 1. Instructions take varying amount 1. 1 cycle instruction of cycle time (multiple respects in Projects in the plant in the content of the content in the content of the content in the co
- 2. Instructions provide complex 3. Few different instructions operations https://tutorcs.com
 4. More registers
- 3. Many different instructions CStutolips line is easy
- 4. Less registers
- 5. Pipeline is difficult
- 6. Different length instructions
- 7. The Opcode has no fixed position and size
- 6. All instructions have the same length(4 bytes)
- 7. The Opcode has a fixed position and size within the instruction

RISC vs CISC (2)

Opcode specifies the operation to be performed


RISC – fixed position and size

• CISC - no fixed ssignments Project ExamisHelp

https://tutorcs.com Opcode_

RISC instruction format:

CISC instruction format:



Optional Instruction prefix

RISC vs CISC - Pros & Cons

CISC:


- Emphasis on HW
- Multi-clock complex instructions
- "complex" instructions
- Easy for assembly-level https://tutor programmers, good code density
- Easy for compiler writers WeChat: support more complex higher-level languages

RISC:

CISC

- Emphasis on SW
- Single-clock simple instructions
- Less "instructions/propring number t Project Example of the single-cycle instructions
 - Faster design and implementation RISC takes about 1/5 the design time
 - The performance of the RISC processors highly depends mostly on the compiler or programmer

RISC



RISC vs CISC - Conclusions

- Nowadays, the two architectures almost seem to have adopted the strategies of the other
- CISC and RISC implementations are becoming mare and more alike
 - Today's RISC chips
 - support as many instructions of the support as many instructions
 - incorporate more complicated, CISC-like commands
 - make use of more complicated hardware, making use of extra function units for superscalar execution
 - Today's CISC chips
 - use many techniques formerly associated with RISC chips
 - are now able to execute more than one instructions within a single clock

VLIW (Very Large Instruction Word) Processors (1)



- □ Multiple function units execute all prefetion fix a large instruction concurrently
- A fixed number of operations is formatted as one big instruction (called a bundle)
 https://tutorcs.com
- Fixed format so could decode operations in parallel
- VLIW CPUs use SW (the compiler) and not HW to decide which operations can run in parallel in advance
 - complexity of hardware is reduced substantially
- However, branch miss-prediction or cache misses may stall the processor
- Compiler does the work of the missing HW
- Normally, they are used as digital signal processors (DSPs)
- VLIW is a lot simpler than superscalar designs, but has not so far been commercially successful

VLIW (Very Large Instruction Word) Processors (2)

Bundle -> branch Op Mem op Mem op Int Op Int Op FP Op FP Op

256 bits

A problem with traditional NHW is problem Exam Help

- Often it is simply not possible to completely utilize all processor execution units
- Thus many instructions at the size of the code
- Increased code size has obvious implications for the efficacy of caches and bus bandwidth
- Modern VLIWs deal with this problem in different ways
 - One simple method is to offer several instruction templates, and allow the compiler to pick the most appropriate one – in this case, the one that utilizes the most bits of the instruction word
 - Another is to employ traditional data-compression techniques to the code

VLIW vs (RISC & CISC)

some algorithms — dependencies


introduce NOPs

EPIC (explicitly parallel instruction computer)



- Very closely related to but not the same as VLIWHelp
- □ Combines the best attributes/aftylly. & superscalar RISC
- So far the only implementation of this architecture is as part of the IA-64 processor architecture in the Intelligence of processors
- EPIC instruction word contains three 41-bit instructions and a 5-bit control field
- Applicable to general-purpose computers
- Compiler must find or create sufficient ILP
- Compiler gather instructions in groups
 - All the instructions in a group can be executed in parallel

EPIC – Pros & Cons



- Benefits over VLIWhttps://tutorcs.com
 Prawbacks over RISC & CISC It is not always possible to
 - Code size is reduced
 - The same code Can Chat: cstuter pletely fill all slots in a bundle, and empty slots are filled with executed on different **NOPs** processor implementations
 - Still large code size
 - Poor compiler support can significantly impact the performance of EPIC code


Think-Pair-Share 2nd Exercise

Question: What is in your opinion the best Instruction Set Architecture (ISA) and why?

Assignment Project Exam Help

Answer: There is no good and bad ISA, but appropriate and not appropriate. The appropriate SATGE pends on the target goals and on the target application we Chat: cstutorcs

Comparison of different processors (Brainiacs vs Speed-Demons) (1)




Comparison of different processors (Brainiacs vs Speed-Demons) (2)

- "Brainiac designs"
 - Extra HW in order to achieve more Instruction Level Parallelism (ILP)
 out of the cadesignment Project Exam Help
 - Millions of extra transistors
 - More design effohttps://tutorcs.com
 - □ Consume more pewer Chat: cstutorcs
- "Speed-Demons"
 - Run at higher clock speeds because they are simpler
 - Simple HW design
 - Less Chip area
 - Less power consumption

Which would you rather have: 4 powerful brainiac cores, or 8 simpler in-order cores? they use the same chip area

The CPU frequency has ceased to grow



Moore's Law


45

- How small can we make transistors?
- How densely can we pack chips?
- No one can say for sure
- Gordon Moore, & Soigne Mittel, Tobjected than the Holpber of transistors per square inch on integrated circuits had doubled every year since the integrated circuit was integrated tutores.com
- Moore predicted that this trend would continue for the foreseeable future (Moore's law) WeChat: cstutorcs
- In subsequent years, the pace slowed down a bit, but data density has
 doubled approximately every 18 months, and this is the current definition of
 Moore's Law.
- Most experts, including Moore himself, expect Moore's Law to hold true until 2020-2025
- Using current technology, Moore's Law cannot hold forever
- There are physical and financial limitations
- Cost may be the ultimate constraint

Moore's Law – The number of transistors on integrated circuit chips (1971-2016)

Our World in Data


Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important as other aspects of technological progress – such as processing speed or the price of electronic products – are strongly linked to Moore's law.



Moore's Law Is <u>STILL</u> Going Strong Hardware performance potential continues to grow

"We think we can continue Moore's Law for at least another 10 years."

Intel Senior Fellow Mark Bohr, 2015



Conclusions

- Computer architectures are complex and diverse
- There is a large number of different computer architecture classifications Assignment Project Exam Help
- Classification helps us to select the most appropriate architecture
- Computer architectures are evolving year by year
- The computer architecture requirements are continually increasing
- There is no good or bad computer architecture. It depends on the
 - √ target goals, e.g., performance, flexibility
 - √ target application

Further Reading

Austin, PEARSON, 2012; Signment Project Exam Help https://universalflowuniversity.com/Books/Computer%20Programming/Computers%2C%20Architecture%20and%20Design/Structured%20Computer%20Organization%206th%20Edition.ptpS://tutorcs.com

Computer Organization & Wchiedrund: Designing for Berformance. William Stallings, Seventh Edition, 2006, available at https://inspirit.net.in/books/academic/Computer%20Organisation%20and%20 <a href="https://inspirit.net.in

Nicholas FitzRoy-Dale, The VLIW and EPIC processor architectures, available at https://www.cse.unsw.edu.au/~cs9244/06/seminars/02-nfd.pdf

Assignment Project Exam Help Thank you

https://tutorcs.com

WeChat: cstutorcs

Date 21/10/2019

School of Computing (University of Plymouth)