Computer Architecture and Low Level Programming

Assignmensilios-Kelefourasıp

Email: Vikelefouras@plymouth.ac.uk

WeChat Websites

https://www.plymouth.ac.uk/staff/vasilios

-kelefouras

Instruction Pipeline

- So far we have used the following sequence: fetch instruction, decode instruction, execute instruction
 - □ Notice that each execution step uses a clifferent functional unit
 - But the units are idle most of the time
 - That's a lot of hattpwiretshing are the doing nothing
- We shouldn't have to wait for an entire instruction to complete before we can re-use the function units
 - Pipelining solves the above inefficiency
- Pipelining is a general technique applied in our everyday life, not just to computers, e.g., restaurants

Instruction Pipeline – an analogy to laundry

- Assume we have got
 - One washer (takes 1 hour)
 - One Drier (tokesighavrent bject Exam Help)
 - One Folder (takes 1 hour)
 - Something/someone to store the clothes (takes 1 hour)

WeChat: cstutorcs

So, it takes 4 hours to wash, dry, fold and store a load of laundry

Instruction Pipeline – an analogy to laundry (1)

Assume we have got 4 loads of laundry – we have to wait for 16 hours

Time in hours


Assignment Project Exam Help

Whis fit is res.com

WeChat: cstutor

Instruction Pipeline – an analogy to laundry (2)

But, if we use pipelining technique, we need to wait just for 7 hours



4th time slot: The washer washes the 4th load, the drier dries the 3th load, the folder folds the 2nd load and the man stores the 1st load

Instruction Pipeline – an analogy to laundry (3)

6 Time in hours **PASS**ignment Project Exam Help https://tutorcs.com **Sat:** estutores full filling emptying The **latency** of a single load remains 4 hours

- But throughput is increased the number of loads completed per unit of time
 - Finish the execution of a load after every clock cycle
- The time to fill and drain the pipeline reduces throughput, but it happens only at the beginning and at the end, respectively
 - Consider 1000 laundries
- The maximum speedup equals to the number of pipeline stages

Instruction Pipeline – back to computers (1)

- Now, the time in hours becomes time in CPU clock cycles
- □ Different processors have different number of pipeline stages
 - Many designs include pipelines as long as 7, 16 and even 20 stages
- The instructions are divided into smaller ones which are performed by different processor units
- □ Each pipeline stage need chat cestuleres
- Pipeline increases throughput, but increases latency due to the added overhead of the pipelining process itself (explain next)
- As the pipeline is made "deeper" (with a greater number of steps), a given step can be implemented with simpler circuitry, which may let the processor clock run faster

Instruction Pipeline – back to computers (2)

- Pipelining increases the CPU instruction throughput the number of instructions completed per unit of time
 - it does not reduce the execution time of an individual instruction
 - Assignment Project Exam Help
 In fact, it usually slightly increases the execution time of each instruction due to overhead in the pipeline control https://timorcs.com
 - Pipeline overhead arises because extra hardware is needed (registers)
 which introduce a delay for several reasons, e.g., clock skew
 - Clock skew is a phenomenon in synchronous circuits in which the clock signal arrives at different components at different times

clock skew

The increase in instruction throughput means that a program runs faster and has lower total execution time

Instruction Pipeline - Performance Issues (1)

Consider a non-pipelined machine with 5 execution stages of lengths 50 ns, 50 ns, 60 ns, 60 ns, and 50 nseconds

Find the instruction latency
ASSIGNMENT Project Exam Help
How much time does it take to execute 100 instructions?

https://tutorcs.com

Instruction latency = 50+50+60+60+50=270ns

Instruction Pipeline - Performance Issues (2)

Suppose we introduce pipelining

Assume that when introducing pipelining, the clock skew adds 5ns of overhead to each execution stage.
ASSIGNMENT Project Exam Help
What is the instruction latency on the pipelined machine?

- How much time does in the period to be in the period of th

The length of the pipe stages must all be the same, i.e., the speed of the slowest stage plus the overhead

The length of pipelined stage = max(lengths of unpipelined stages) + overhead =60 + 5 = 65 ns

Instruction latency = 65 ns

Time to execute 100 instructions = 65*5*1 + 65*1*99 = 325 + 6435 = 6760 ns

Speedup for 100 instructions = $27000 / 6760 = 3.994 \approx 4$ (average instruction time without pipelining to the average instruction time with pipelining)


- 1. Instruction Fetch: Read an instruction from memory
- 2. Instruction Assignidentif Project Lixanand the perands
- https://tutorcs.com

 3. Execute: execute an arithmetical instruction or compute the address of a load/store WeChat: cstutorcs
- 4. Memory: load or store from/to memory
- 5. Write Back: Store the result in the destination register

Note, not all instructions need all five steps

Instruction Fetch (IF):

- The instruction is read from memory
- The PC shows the address of the Projection am Help
- The instruction is loaded the filther constant (1 cycle)
 - But the next instruction is not always in the sinstruction cache
- The instruction is stored into the Instruction Register
 (IR)



Instruction Decode (ID)

- The processor reads the Instruction Register (IR) and identifies the instruction
- Reads any operands required from the register film Help
- The CPU generates the control signals
- The instruction decode will back to the IF phase so that the IF phase knows which instruction to fetch next WeChat: cstutorcs

Execute:


- The Execute stage is where the actual computation occurs
- These calculations are all done by the ALU
- The arithmetical instructions are executed at this stage
- For load/store instructions, the address calculation is made

Memory:

- The Memory Access stage performs any memory
- access required by the current instruction Assignment Project Exam HelpL2 unified cache So, for loads, it would load an operand from L1 data cache memory https://tutorcs.com
- For stores, it would store an operand into memory
- For all other instruction With Collate Chatthing TCS
- Note that the data are not always in L1 data cache memory

Write Back:

For instructions that have a result (a destination register), the Write Back writes this result back to the register file



However, not all the instructions need five stages


In Assignment Pr	roject Exam Help
Arithmetical	IF ID EX NOP WB Orcs.com IF ID EX MEM WB
StoreWeChat: 0	estutoros ex mem nop
Branch	IF ID EX NOP NOP

Pipeline Terminology (1)

	Clock Cycle										
	1	2	3	4	5	6	7	8	9		
Instruction 1	IF	ΙĎ	EX	MEM	WB	**	1				
Instruction2	A	ssig	nme	nt Pro	JECHE	kam _B H	elp				
Instruction3		h	ttbs:	//tutor	cs ^{EX} con	MEM	WB				
Instruction4			1	IF	ID	EX	MEM	WB			
Instruction5		V	VeC	hat: cs	tutores	S ID	EX	MEM	WB		

- A pipeline diagram shows the execution of a series of instructions
 - The instruction sequence is shown vertically, from top to bottom
 - Clock cycles are shown horizontally, from left to right
- The pipeline depth is the number of stages in this case, five

Pipeline Terminology (2)



- In the first four cycles here, the pipeline is filling, since there are unused functional units
- In cycle 5, the pipeline is full. Five instructions are being executed simultaneously,
 so all hardware units are in use.
- In cycles 6-9, the pipeline is emptying

Instruction Pipeline - Wrap Up

 Pipelining attempts to maximize instruction throughput by overlapping the execution of multiple instructions

Assignment Project Exam Help

- Pipelining offers significant speedup
 - In the best case, one instruction finishes on every cycle, and the speedup is equal to the pipeline depth weChat: cstutorcs
- The pipeline datapath is much like the single-cycle one, but with added pipeline registers
 - Each stage needs its own functional units

Instruction Pipeline - Hazards

Limits to pipelining: Hazards prevent next instruction from executing during its designated clock cycle

- unit to 2 instruction of the project support the usage of a function unit to 2 instruction of the project support the usage of a function unit to 2 instruction of the project support the usage of a function unit to 2 instruction of the project support the usage of a function unit to 2 instruction of the project support the usage of a function unit to 2 instruction of the project support the usage of a function unit to 2 instruction of the project support the usage of a function unit to 2 instruction of the project support the usage of a function unit to 2 instruction of the project support the usage of a function unit to 2 instruction of the usage of the project support the usage of a function unit to 2 instruction of the usage of the u
- 2. <u>Data hazards</u>: Instruction depends on result of prior instruction still in the pipetiteps://tutorcs.com
- 3. <u>Control hazards:</u> Pipelining branch and jump instructions introduce the problem that the destination of the branch is unknown
- Common solution is to <u>stall</u> the pipeline until the hazard is resolved, inserting one or more NOP cycles in the pipeline

Instruction Pipeline – Data Hazards (1)

- ↑ number of data dependences -> ↑ Number of stalls
- TARGET: Reduce Pipeline Stalls as far as possible

Assignment Project Exam Help

 Typical 5 Pipeline Stages of an integer ALU https://tutorcs.com

+-----

| IF | ID | EX | WECChatV&Btutorcs

- Floating Point ALU, consists of more pipeline stages (more EX stages)
- When an instruction needs the result of another instruction, data hazards occur (RAW, WAR, WAW) => pipeline stalls

Instruction Pipeline – Data Hazards (2)

21

Example: add R1,R2,R3 sub R5,R3,R1

Let us try to pipeline these two instructions ject Exam Help

Sub instruction, needs the value of register R1 that will be available after the WB stage. $\frac{https:}{tutorcs.com}$



..and three stalls occur

SOLUTION: Pipeline Forwarding (or bypassing)

Instruction Pipeline – Data Hazards (3)

Example: add R1,R2,R3 sub R5,R3,R1

```
Assignment Project Exam Help

| IF | ID | EX | MEM | WB| s://tūtorcs!com

| SOLUTION: Pipeline Forwarding (or bypassing) | WeChat: cstutorcs | IF | stall | ID | EX | MEM | WB | -----> instr 2
```

The results of R1 is ready after the EX stage, so it is forwarded

Let us now, consider another example, where bypassing is applied

```
    Id R1, 0x12FF
    add R3,R4,R1
    https://tutorcs.com
    ||F||D||EX||MEM||WB|| ------> instr 1
    ||WeChat: cstutorcs
    ||F|| stall||stall||D||EX||MEM||WB||-----> instr 2
```

- Calculation of the address is taking place in the EX stage
- At the next stage, datum read from memory and it is bypassed to the next instruction
- The first stall cycle is inevitable
- You can find more in https://www.youtube.com/watch?v=EW9vtuthFJY

Think Pair Share How many stall cycles occur to the following codes

```
24
 11:
          load r1,a
 12:
          load r2,b
                              In this code pipeline stalls occurs twice. The first one due
 13:
          r3=r1+r2
                              to immediate read of r2 (i3) after it is loaded form
          load r4,c Assignment Pitierly Pitarly Ptelpen i5 and i4.
 14:
                              In total, 4 CPU cycles are wasted
 15:
          r5=r3-r4
 16:
          r6=r3*r5
                          https://tutorcs.com
 17:
          st d,r6
 Solution: Reorder instructions as follows Cstutorcs
          load r1,a
 11:
 12:
          load r2.b
 14:
          load r4,c -> hiding the latency from i2 to i3..
 13:
          r3=r1+r2
 15:
          r5=r3-r4
                           In this code, no stalls occur, since none of the load instructions
 16:
          r6=r3*r5
                           is immediately followed by a dependent (arithmetic)
 17:
          st d,r6
```

instruction

Control Hazards

A control hazard is when we need to find the destination of a branch, and can't fetch any new instructions until we know that destination

Assignment Project Exam Help
beq r1,r3, L1 IF ID EX MEM WB
and r2,r3,r5 NORDPNOPULONOR.conff?
or r6,r1,r7
add r8,r1,r9 WeChat: cstutorcs
L1: xor r10,r1,r11 NOP NOP NOP IF?

Solutions:

- ✓ Branch Prediction: The outcome and target of conditional branches are predicted using some heuristic
 - Branch predictors play a critical role in modern CPUs

Control Hazards

- Without branch prediction, the processor would have to wait until the conditional jump instruction has passed the execute stage before the next instruction can enter the fetch stage pin the pipeline. Help
- The branch predictor attempts to avoid this waste of time by trying to guess whether the conditional jumps to be taken or not taken
- The branch that is guessed to be the most likely is then fetched and speculatively executed WeChat: cstutorcs
- If it is later detected that the guess was wrong then the speculatively executed or partially executed instructions are discarded and the pipeline starts over with the correct branch, incurring a delay

Avoid writing code with if conditions