#### **SEC204**

# Computer architectures and low level Assignment Target Mingm Help

https://tutorcs.com

Well-hidsiliestkelesouras

Email: v.kelefouras@plymouth.ac.uk

Website: <a href="https://www.plymouth.ac.uk/staff/vasilios-">https://www.plymouth.ac.uk/staff/vasilios-</a>

<u>kelefouras</u>

Date 04/11/2019

School of Computing (University of Plymouth)

### **Outline**

- Different ways of writing assembly code
- Using intrinsic functions in C/C++

  Assignment Project Exam Help
  Writing C/C++ programs using Intel SSE intrinsics
- Writing C/C++ photoposis tustog astellow X intrinsics

WeChat: cstutorcs

### Different ways of writing assembly

- Writing an entire function in assembly 1.
- Using inline assembly in C/C++ 2.
- Using intrinsia functions into lett Exam Help 3.
  - highly recommended much easier and safer <a href="https://tutorcs.com">https://tutorcs.com</a>
    All the compilers support intrinsic functions

  - An intrinsic function is a quixalent to an assembly instruction
  - Mixes the good things of C++ (development time, portability, maintainability etc) with the good things of assembly (execution time)
- C and C++ are the most easily combined languages with assembly code

### Different ways of writing assembly Using intrinsic functions in C/C++

#### Main advantages

- Classes, if conditions, loops and functions are very easy to implement
- Portability to Acygnost policy to Perchitectures am Help
- Compatibility with different compilers Main disadvantages https://tutorcs.com
- - Not all assembly intrinsic function equivalents
  - Unskilled use of intrinsic functions can make the code less efficient than simple C++ code

### Using intrinsic functions in C/C++

 For the rest of this lecture, you will be learning how to use intrinsic functions in C/C++

#### Assignment Project Exam Help

- Normally, "90% of a program's execution time is spent in executing
   10% of the code" lotters://tutorcs.com
  - What programmers normally do to improve performance is to analyze the code and find the computationally intensive functions
    - Then optimize those instead of the whole program
    - This safes time and money
  - Rewriting loop kernels in C++ using SIMD intrinsics is an excellent choice
    - Compilers vectorize the code (not always) but manually using SIMD instrinsics can really boost performance

## Single Instruction Multiple Data (SIMD) – Vectorization




# Vectorization on Arm Cortex series NEON technology

- Arm Neon technology is an advanced SIMD architecture extension for the Arm Cortex-A series and Cortex-R52 processors
  - □ 128-bit wide Assignment Project Exam Help
  - They are widely used in embedded systems https://tutorcs.com
- Neon instructions allowere that: cstutorcs
  - $\square$  16x8-bit, 8x16-bit, 4x32-bit, 2x64-bit integer operations
  - $\blacksquare$  8x16-bit, 4x32-bit, 2x64-bit floating-point operations

#### Vectorization on Intel Processors

- **Intel MMX technology** (old limited usage nowadays)
  - 8 mmx registers of 64 bit
  - extension of the floating point registers
  - Assignment Project Exam Help can be handled as 8 8-bit, 4 16-bit, 2 32-bit and 1 64-bit, operations
  - An entire L1 cache lingtippaded to the R.Einth 3 cycles
- Intel SSE technology
  - > 8/16 xmm registers of 28 11452 Control of the Sures support 8 registers only)
  - Can be handled from 16 8-bit to 1 128-bit operations
  - An entire L1 cache line is loaded to the RF in 1-3 cycles
- Intel AVX technology
  - > 8/16 ymm registers of 256 bit (32-bit architectures support 8 registers only)
  - Can be handled from 32 8-bit to 1 256-bit operations
- Intel AVX-512 technology
  - 32 ZMM 512-bit registers

#### Vectorization on Intel Processors (2)



#### Vectorization on Intel Processors (3)


- The developer can use either SSE or AVX or both
  - AVX instructions improve throughput
  - SSE instructions Act si greffe and Parajes that a parallet pagorithms
- Vector instructions work only for data that they are written in consecutive main memory addresses
- Aligned load/store instructions are faster than the no aligned ones.
- memory and arithmetical instructions are executed in parallel

All the Intel intrinsics can be found here:

https://software.intel.com/sites/landingpage/IntrinsicsGuide/#

#### Basic SSE Instructions (1)

- \_\_m128 \_mm\_load\_ps (float \* p ) Loads four SP FP values. The address must be 16-byte-aligned
- \_\_m128 \_mm\_loadu\_ps (float \* p) Loads four SP FP values. The address need not be 16-byte-aligned Project Exam Help



A[4] A[5] A[6] A[7]

#### Basic SSE Instructions (2)


```
_m128 \_mm\_load\_ps(float * p ) - Loads four SP FP values. The address
     must be 16-byte-aligned
    __m128 _mm_loadu_ps(float * p) - Loads four SP FP values. The address need not be 16-byte-digned Project Exam Help
                                                  float A[N] __attribute__((aligned(16)));
L1
   A[0] A[1] A[2] A[3]
                             https://tutorcs.com
   A[4] A[5] A[6] A[7]
                            Aligned load
                                                                  Main Memory
   • • • •
                             WeChat: cstutorcs
                                                              A[0]
                                                                                A[3]
L1
   A[0] |A[1]| A[2] |A[3]
   A[4] A[5] A[6] A[7]
                            Misaligned load
                                                               Modulo (Address ,16)=0
   ....
L1
   A[0] A[1] A[2] A[3]
```

Misaligned load

### Basic SSE Instructions (3)

- \_\_m128 \_mm\_store\_ps(float \* p ) Stores four SP FP values. The address must be 16-byte-aligned
- \_\_m128 \_mm\_storeu\_ps(float \* p) Stores four SP EP values. The address need not be 16-byte-aligned
- \_\_m128 \_mm\_mul\_ps(\_m128 a, \_m128 b) Multiplies the four SP FP values of a and b
- um128 \_mm\_mul\_s \ \_csml28p, csml28ps Multiplies the lower SP FP values of a and b; the upper 3 SP FP values are passed through from a.


#### XMM1 = mm mul ss(XMM1, XMM0)127 95 63 XMM0 3.0 2.0 1.0 XMM1 5.0 5.0 5.0 5.0 XMM1 3.0 2.0 5.0



#### Basic SSE Instructions (4)


- \_\_m128 \_mm\_unpackhi\_ps (\_\_m128 a, \_\_m128 b) Selects and interleaves the upper two SP FP values from a and b.
- m128 \_mm\_unpacklo\_ps (\_\_m128.a, \_\_m128 b) Selects and interleaves the lower two SP FP values from a analysis.

XMM0=\_mm\_unpacklo\_ps (XMMO, XMM1)



#### Basic SSE Instructions (5)


\_\_m128 \_mm\_hadd\_ps (\_\_m128 a, \_\_m128 b) - Adds adjacent vector elements



 $\square$  void  $\_$ mm $\_$ store $\_$ ss (float  $^*$  p,  $\_\_$ m128 a) - Stores the lower SP FP value

# Case Study MVM using SSE technology

```
float A[N][N];
                              float X[N], Y[N];
                              int i,j;
             Assignment Project Exam Help for (i=0; i<N; i++){
                  https://tutorcs.com
num3= mm_setzero_ps();
float A[N][N];
float X[N], Y[N];
                   WeChat: cstutorcs, j+=4){
int i,j;
                                num0=_mm_load_ps( &A[i][j] );
for (i=0; i<N; i++)
                                num1=_mm_load_ps(X + j );
 for (j=0; j<N; j++)
                                num3=_mm_fmadd_ps(num0,num1,num3);
 Y[i] += A[i][j] * X[j];
                              num4=_mm_hadd_ps(num3, num3);
                              num4=_mm_hadd_ps(num4, num4);
                              _mm_store_ss((float *)Y+i, num4);
```




```
MVM with SSE (3)
```

```
num3=_mm_hadd_ps(num3, num3);
num3=_mm_hadd_ps(num3, num3);
_mm_store_ss((float *)Y+i, num3);
}
```

- After j loop finishes its execution, num3 contains the output data of Y[i]
- num3=[ya, yb, yc, yd] where Y[i]=ya+yb+yc+yd
- after the 1<sup>st</sup> hadd -> num3=[ya+yb, yc+yd, ya+yb, yc+yd]
- after the 2<sup>nd</sup> haddAsnign3 ffyany blyco yd y a bybaych yd cyapyb+yc+yd,

ya+yb+yc+yd]



# Case Study MVM using AVX technology

for (i=0;i!=N;i++)

```
Assignment (j=0;.j!=N:j++) {
Project Exam Help);
                            for (k=0; k!=N; k+=8) {
                       https://mhtutorcs.com/d_ps(A + N*i + k);
float A[N][N];
                            ymm2 = mm256 load ps(Btrans + N*j + k);
float X[N], Y[N];
                       WeChat-cstatoresdd_ps(ymm1,ymm2,ymm0);
int i,j;
for (i=0; i<N; i++)
                         ymm2 = mm256 permute2f128 ps(ymm0, ymm0, 1);
for (j=0; j<N; j++)
                         ymm0 = mm256 add ps(ymm0, ymm2);
 Y[i] += A[i][j] * X[j];
                         ymm0 = mm256 hadd ps(ymm0, ymm0);
                         ymm0 = mm256 hadd ps(ymm0, ymm0);
                          mm store ss((float *) C + N*i + j,
                                 mm256 extractf128 ps(ymm0,0));
```

```
for (i=0; i < n; i++) {
                                   What about if-conditions on SSE?
         if(x[i] > 2 | | x[i] < -2)
          a[i]+=x[i];  }
                                                                  2
                                                   2
                                                          2
                                            -2
                                                   -2
                                                          -2
                                                                  -2
const _{m128} P2f = _{mm} set1 ps(2.0f);
const _{m128} M2f = _{mm_set1_ps(-2.0f)};
                                                   -3
                                                          0
for (int i = 0; i < n; i += 4)
                   Assignment Project Exam[iHelp[i+2]
                                                                 a[i+3]
      https://tutorcs.com
                                                                  0
     _{m128} c1v = _{mm} cmpgt_ps(xv, P2f);
     m128 c2v = _mm_cmplt_ps(xy_M2f);
we Chat: cstutores
                                                           0
                                                                  0
     _m128 cv = _mm_or_ps(c1v, c2v);<
                                                                  0
    xv = _mm_and_ps(xv, cv);
                                                    x[i+1]
                                            x[i]
                                                                  0
    av = _mm_add_ps(av, xv);
    _{mm\_store\_ps(a + i, av);}
                                             a[i]
                                                     a[i+1]
                                                            a[i+2]
                                                                   a[i+3]
20
                                             x[i]
                                                     x[i+1]
```