Northeastern University

Department of Electrical and Computer Engineering

EECE2323: Digital Systems Design Lab

Lecturer: Dr. Emad Aboelela

TAs: **Ke Chen** Linbin Chen

Lab # 4 - 5: Adding Register File to ALU, Adding Data Memory to the Datapath

Group # **14**:
Jin Hyeong Kim,
Timothy VanSlyke

Semester: Spring 2018 Date: February 27, 2018 Lab Session: Tuesday, 1:00PM

Lab Location: 9 Hayden Hall, Northeastern University,

Boston, MA 02115

Contents

1	Introduction	2
2	Design Approach	3
3	Results and Analysis3.1 Design Simulation	4 4 4
4	Conclusions	5
Aı	ppendices	6
A	A: reg_file.v	6

1 Introduction

2 Design Approach

- 3 Results and Analysis
- 3.1 Design Simulation
- 3.2 Hardware Testing

4 Conclusions

Appendices

A A: reg_file.v

```
'timescale 1ns / 1ps
module reg_file #( parameter WIDTH = 9, DEPTH = 4 )(
  input rst,
  input clk,
  input wr_en,
  input [1:0] rd0_addr,
  input [1:0] rd1_addr,
  input [1:0] wr_addr,
  input [8:0] wr_data,
  output reg [8:0] rd0_data,
  output reg [8:0] rd1_data
);
  reg [WIDTH-1:0] storage [0:DEPTH-1];
  always @(posedge clk) begin
    if(rst) begin
      storage[0] <= 0;
      storage[1] <= 0;
      storage[2] <= 0;
      storage[3] <= 0;
    end else if(wr_en) begin
      storage[wr_addr] <= wr_data;</pre>
    end else begin
      rd0_data <= storage[rd0_addr];</pre>
      rd1_data <= storage[rd1_addr];
    end
  end
endmodule
```

Figure 1: $reg_file.v - 4 \times 9$ register file in verilog.