Skip to content
View tvelliott's full-sized avatar

Block or report tvelliott

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. dsp_ice dsp_ice Public

    ICE40 8K FPGA / STM32F4 development system

    C 59 10

  2. charon charon Public

    Enable your Pluto SDR to become a stand-alone OFDM transceiver with batman-adv mesh network routing capabilities

    C 102 36

  3. SDR_at86rf215 SDR_at86rf215 Public

    SDR design based on the AT86RF215 transceiver with IQ LVDS / FPGA DDR (dual-data-rate) interface

    C 16 4

  4. superH_rev4 superH_rev4 Public

    High performance narrow-band receiver. Most of the important parts are fabbed in the US. The superH is a 480MHz STM32H743 based SDR capable of decoding advanced protocols such as P25 without a host…

    C 17 3

  5. jPCBSim jPCBSim Public

    Front-end and post processing software for simulating planar RF filters and antennas with the openEMS FDTD field solver.

    Java 26 2

  6. firgen firgen Public

    Fir filter generator. Create various low-pass filters with varying data types for coefficients. View filter test on noisy data. Generate 8-to-16 bit verilog filters.

    Java 4 1