

Data sheet acquired from Harris Semiconductor

# **CD4060B Types**

# **CMOS 14-Stage Ripple-Carry Binary Counter/Divider** and Oscillator

High-Voltage Types (20-Volt Rating)

■ CD4060B consists of an oscillator section and 14 ripple-carry binary counter stages. The oscillator configuration allows design of either RC or crystal oscillator circuits. A RESET input is provided which resets the counter to the all-O's state and disables the oscillator. A high level on the RESET line accomplishes the reset function. All counter stages are master-slave flip-flops. The state of the counter is advanced one step in binary order on the negative transition of  $\phi \mathbf{I}$  (and  $\phi_0$ ). All inputs and outputs are fully buffered. Schmitt trigger action on the input-pulse line permits unlimited input-pulse rise and fall times.


The CD4060B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

#### Features:

- 12 MHz clock rate at 15 V
- Common reset
- **Fully static operation**
- **Buffered inputs and outputs**
- Schmitt trigger input-pulse line
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for description of "B" Series CMOS Devices"

### Oscillator Features:

- All active components on chip
- RC or crystal oscillator configuration
- RC oscillator frequency of 690 kHz min. at 15 V



### **Applications**

- **Control counters**
- Timers
- Frequency dividers
- Time-delay circuits




Fig. 1 - Logic diagram.





Fig. 2 - Detail of typical flip-flop stage.






Fig. 3 - Typical n-channel output low (sink) current characteristics.

## CD4060B Types

CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							UNIT
	VO VIN VDD					+25			S		
	(V)	V <sub>IN</sub>	V <sub>DD</sub> (V)	-55	-40	+85	+125	Min.	Тур.	Max.	
0	_	0,5	5	5	5	150	150	_	0.04	5	Г
Quiescent Device	-	0,10	10	10	10	300	300		0.04	10	μ,
Current,	_	0,15	15	20	20	600	600	201	0.04	20	
I <sub>DD</sub> Max.	_	0,20	20	100	100	3000	3000	-	0.08	100	
Output Low (Sink)Ourrent*, IOL Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	. 1.	, -	
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		
	1.5	0,15	15	4.2	4	2.8	2.4.	3.4	6.8	_	
Output High (Source) Current*, IOH Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	m
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_ ·	
Output Voltage:	. <u>-</u>	0,5	5	0.05				-	0	0.05	Г
Low-Level,	1.0	0,10	10	0.05				-	0	0.05	1
VOL Max.	_	0,15	15	0.05				_	0	0.05	١,
Output Voltage:		0,5	5		4.	95	;	4.95	. 5	_	
	-	0,10	10	9.95				9.95	10	_	
High-Level, VOH Min.	_	0,15	15		14.	14.95	15	-			
	0.5,4.5	_	5	1.5						1.5	
Input Low Voltage VIL Max.	1,9	-	10			3		_	-	3	١
	1.5,13.5	_	15	4 -					-	4	١,
Input High Voltage, V <sub>IH</sub> Min.	0.5,4.5	_	5	3.5			3.5	_	_	1	
	1,9	_	10	7			7	_	_	1	
	1.5,13.5	_	15	-		11		11	_	-	1
Input Current	-	0,18	18	±0.1	±0.1	±1	.±1	_	±10-5	±0.1	μ

<sup>\*</sup>Data not applicable to terminal 9 or 10.

## **RECOMMENDED OPERATING CONDITIONS**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges

CHARACTERISTIC	$v_{DD}$	LIMITS		UNITS
And the second second	100	MIN.	MIN. MAX.	
Supply-Voltage Range (For T <sub>A</sub> = Full Package Temperature Range)	-	3	18	٧
Input-Pulse Width, t <sub>W</sub> (f = 100 kHz)	5 10 15	100 40 30	- - -	ns
Input-Pulse Rise Time and Fall Time, $t_{r\phi}$ , $t_{f\phi}$	5 10 15	Unlimited		
Input-Pulse Frequency, f <sub>φΣ</sub> (External pulse source)	5 10 15	_ _ 	3.5 8 12	MHz
Reset Pulse Width, t <sub>W</sub>	5 10 15	120 60 40	- - -	ns




Fig. 4 — Minimum n-channel output low (sink) current characteristics.




Fig. 5 — Typical p-channel output high (source) current characteristics.




Fig. 6 - Minimum p-channel output high (source) current characteristics.




Fig. 7 — Typical propagation delay time ( $Q_n$  to  $Q_n+1$ ) as a function of load capacitance.

## CD4060B Types

# DYNAMIC ELECTRICAL CHARACTERISTICS at T $_A$ = 25°C, Input t $_r$ , t = 20 ns, C $_L$ = 50 pF, R $_L$ = 200 k $\Omega$

			<u> </u>	K75			
CHARACTERISTIC	TEST	LIMITS				UNITS	
	CONDITIONS	V <sub>DD</sub> (V)	MIN.	TYP.	MAX.	ONT	
Input-Pulse Operation						14	
Propagation Delay		5	_	370	740		
Time, φ <sub>1</sub> to Q4 Out;		10		150	300		
tPHL, tPLH		15		100	200		
Propagation Delay		5	_	100	200		
Time, $Q_n$ to $Q_{n+1}$ ;		10		50	100		
tPHL, tPLH		15	_	40	80		
Transition Time,		5	-	100	200		
THL, TLH		10	-	50	100	ns	
		15	_	40	80	,	
Min. Input-Pulse Width, t <sub>W</sub>	f = 100 kHz	5	_	50	100		
		10		20	40		
		15		15	30		
Input-Pulse Rise & Fall		5					
Time, $t_{r\phi}$ , $t_{f\phi}$		10	Unlimited				
		15		]			
Max. Input-Pulse		5	3.5	7	-		
Frequency, f		10	8	16	_	MHz	
source)		15	12	24	_		
Input Capacitance, C <sub>1</sub>	Any Inc	out	_	5	7.5	pF	
Reset Operation							
Propagation Delay		5	T -	180	360		
Time, tPHL		10	-	80	160		
		15	-	50	100	ns	
Minimum Reset		5	_	60	120		
Pulse Width, tw		10	-	30	60		
		15	-	20	40		




Fig. 8 — Typical propagation delay time ( $\phi_1$  to  $Q_4$  Output) as a function of load capacitance.




Fig. 9 — Typical transition time as a function of load capacitance.




Fig. 10 — Typical dynamic power dissipation as a function of input frequency.




Fig. 11 - Dynamic power dissipation test circuit.




Fig. 12 - Typical RC circuit.




Fig. 13 - Typical crystal circuit.

## CD4060B Types

# DYNAMIC ELECTRICAL CHARACTERISTICS at T $_A$ = 25°C, Input t $_r$ , t $_f$ = 20 ns, C $_L$ = 50 pF, R $_L$ = 200 k $\Omega$ [cont'd]

			LIMITS			
CHARACTERISTIC	TEST CONDITIONS	V <sub>DD</sub>	Min.	Тур.	Max.	UNITS
RC Operation						·
Variation of Fre-	C <sub>X</sub> = 200 pF,	5		23±10%		
quency (Unit-to-Unit)	$R_S = 560 \text{ k}\Omega$ ,	10		24±10%		
	$R_X = 50 k\Omega$	15		25±10%	_	
Variation of Fre-	C <sub>X</sub> = 200 pF,	5V to 10 V		1.5		kHz
quency with voltage	$R_S = 560 k\Omega$ ,	10V to 15V		0.5		
change (Same Unit)	R <sub>X</sub> = 50 kΩ	100 10 150	_ ·	0.5	_	
R <sub>X</sub> max.	C <sub>X</sub> = 10 μF	5		_	20	
	= 50 μF	10	_	_	20	МΩ
	= 10 μF	15	-	_	- 10	
C <sub>X</sub> max.	R <sub>X</sub> = 500 kΩ	5	_	_	1000	_
	= 300 kΩ	10		_	50	μF
	= 300 kΩ	15			50	L
Maximum Oscillator	$R_X = 5 k\Omega$ $R_S = 30 k\Omega$	10	530	650	810	kHz
Frequency*	C <sub>X</sub> = 15 pF	15	690	800	940	KHZ
Drive Current at						
Pin 9 (For Oscillator						
Design)	V <sub>O</sub> = 0.4 V	5	0.16	0.35	_	
lor		10	0.42	0.8	_	
	= 1.5 V	15	1	2		mA
	V <sub>O</sub> = 4.6 V	5	-0.16	-0.35		
<sup>†</sup> ОН	= 9.5 V	10	-0.42	0.8		
	= 13.5 V	15	-1	-2		

<sup>\*</sup>RC oscillator applications are not recommended at supply voltages below 7 V for R  $_{X}$  < 50 k  $\!\Omega_{\star}$ 




Fig. 14 - Quiescent device current.




Fig. 15 - Input voltage.






Fig. 16 - Input current.



## TERMINAL DIAGRAM



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).

Chip dimensions and pad layout for CD4060B

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated