Integrated Fluidic-Chip Co-Design Methodology for Digital Microfluidic Biochips

Tsung-Wei Huang, Jia-Wen Chang, and *Tsung-Yi Ho

*tyho@csie.ncku.edu.tw http://eda.csie.ncku.edu.tw Electronic Design Automation Laboratory Department of Computer Science and Information Engineering National Cheng Kung University Tainan, Taiwan





Outline

Introduction

- Digital microfluidic biochips (DMFB)
- Design flow of DMFBs
- Our contributions

Fluidic-Chip Co-design Methodology

Experimental Results

Conclusions




Motivation for Biochips

- 15 billion tests/year in 10 years
- 90% of cost and 95% of time today is associated with sample collection, transport, preparation









Higher throughput, minimal human intervention, smaller sample/reagent consumption, higher sensitivity, increased productivity

- Clinical diagnostics, e.g., healthcare for premature infants, point-of-care diagnosis of diseases
- Massive parallel DNA analysis, automated drug discovery, protein crystallization





Digital Microfluidic Biochips (DMFBs)

- Digital Microfluidic Biochips
 - Droplets: biological sample carrier; basic units to perform the laboratory procedures on DMFBs
 - 2D microfluidic array: set of basic cells for biological reactions

Reservoirs/dispensing ports: for droplet generation

Optical detectors: detection of reaction




Reservoirs/ spensing ports

Schematic view of a DMFB (Duke Univ.)

Courtesy Advanced Liquid Logic


otical detector

Fluidic-Level Synthesis (1/2)



NCKU CSIE EDALAB


Fluidic-Level Synthesis (2/2)



Chip-Level Design

- Direct-addressing method
 - Dedicated control pin for each electrode
 - Maximum freedom of droplets
 - High demanded control pins
- For large arrays
 - Too many control pins ⇒ high fabrication cost
 - Wiring plan is not available

Waste-handling reservoir




Solution storage reservoirs


Control-signal input ports

Electrode array
A fabricated DMFB for PCR


- over 1000 electrodes

- only 64 signal ports







Electrode Addressing for Signal Merging




Design Flow of DMFB



Design Gap of Conventional Flow



Fluidic-Chip Co-design Flow



NCKU CSIE EDALAB

Outline

Introduction

Fluidic-Chip Co-design Methodology

Experimental Results

Conclusions



Fluidic-Chip Co-design Methodology

Device Count Aware Synchronous Scheduling

Dedicated Chip Layout

Electrode classification, Guided Pin Assignment, and Wiring



Fluidic-Chip Co-design Methodology

Device Count Aware Synchronous Scheduling


Dedicated Chip Layout


Electrode classification, Guided Pin Assignment, and Wiring




Synchronous Reactions

 Facilitate the control signal merging for pincount reduction by deriving a series of execution stages for synchronous control*





(a) Asynchronization




(b) Synchronization




*C. C.-Y. Lin and Y.-W. Chang, "ILP-based pin-count aware design methodology for microfluidic biochips," *Proc. ACM/IEEE DAC*, pp. 258-263, 2009

Synchronous Scheduling

Assign operations to different stages





Mixer 2


Stage 1

Stage 2

Stage 3

Best solution?

Idea: reduce pin counts by minimizing device counts Mixer 2







$$2 \parallel 1$$

Mixer 1 Mixer 3
Synchronous controlling

12 => 5!!




NCKU CSIE EDALAB

Device Count Aware Synchronous Scheduling

• Given: A sequencing graph of operations and a device

library



Resource	Area	Time	
Mixer	2x2-array	7	
Mixer	1x3-array	4	
LED	1x1 cell	10	
Storage	1x1 cell	N/A	

Sequencing Graph

Microfluidic Module Library

- Objective: Derive a set of execution stages of synchronous execution and bind all operations with appropriate devices to these stages, while minimizing the device count
- Solve by Integer Linear Programming (ILP)



ILP Formulation

Notation	
0	An operation set with each operation indexed by <i>i</i>
D	A device set with each device indexed by <i>j</i>
S	A stage set with each stage indexed by <i>k</i>
D_i	A available device set D for operation i, $\forall_i \in O, Di \subseteq D$
T_{j}	Execution time T_j for device j , $\forall j \in D$
O _{i, j, k}	0-1 variable, operation <i>i</i> is bound with device <i>j</i> and executed in stage <i>k</i>
$b_k(f_k)$	Begin (finish) time for stage k
r_j	Required number for device j



ILP Formulation

- Objective: minimize the total required device count
- Subject to:

$$Minimize: \sum_{j \in D} r_j$$

1. Exclusivity constraints

$$\sum_{i \in D_i} \sum_{k \in S} o_{i,j,k} = 1, \forall i \in O$$

2. Timing constraints

$$0 \le b_k \le f_k \le T_{max}, \forall k \in S$$

3. Synchronization constraints

$$f_{k_1} \leq b_{k_2}, \forall k_1 \in S, \forall k_2 \in S, k_1 < k_2$$

$$f_k - b_k - T_j o_{i,j,k} \geq 0, \forall k \in S, \forall i \in O, \forall j \in D_i$$

4. Dependency constraints

$$f_{k_1} - b_{k_2} + M(o_{i_1, j_1, k_1} + o_{i_2, j_2, k_2} - 2) \le 0,$$

 $\forall i_1 \to i_2, j_1 \in D_{i_1}, j_2 \in D_{i_2}, k_1 \in S, k_2 \in S$

5. Device requirement




$$r_j \ge \sum_{i \in O} o_{i,j,k}, \forall j \in D, \forall k \in S$$

Solution Space Reduction

- The number of execution stages for each operation causes huge computation time
 - Ex: O_1 can be executed in stage 1, 2, ..., n

Reducing the complexity by assigning stage interval to

each operation



- $=> O_1$ can only be executed in stage 1
- $=> O_3$ can be executed during stage $1\sim2$

NCKU CSIE EDALAB

Fluidic-Chip Co-design Methodology

Device Count Aware Synchronous Scheduling


Dedicated Chip Layout


Electrode classification, Guided Pin Assignment, and Wiring



Wiring Problem

 Conventional design flow spread out the droplet routing paths around device






 Wiring complexity may trigger many blocking or detouring problems



Dedicated Chip Layout

- Surrounding devices
- Branching electrodes
- Central transportation bus






Advantages of Dedicated Chip Layout


- Since the outside surrounding devices are fixed without arbitrary movements and the inside bus is independently oriented without interference with devices, the wiring problem can be avoided
- In addition to routing droplets, the central transportation bus can serve as storages for intermediate droplets. Thus, extra storing devices for holding droplets are omitted and thus the design effort can be reduced
- Instead of constructing the chip layout in 3D configuration, the proposed layout focuses on determining the 2D orientation of devices are transportation bus, which the design complexity can be reduced

Linear Assignment for Device Ordering

 Determine the device ordering to minimize the transportation time



Transportation bus-length determination



(a) 3 pins for droplet routing

(b) 4 pins for droplet routing

NCKU CSIE EDALAB Length $= 4 \times 4 = 16$

Fluidic-Chip Co-design Methodology

Device Count Aware Synchronous Scheduling


Dedicated Chip Layout

Electrode classification, Guided Pin Assignment, and Wiring




Electrode Classification, Guided Pin Assignment and Wiring

Electrode classification



Guided pin assignment and wiring



Outline

Introduction

Fluidic-Chip Co-design Methodology

Experimental Results

Conclusions



Experimental Settings (1/2)

- Implement our algorithm in C++ language on a 2 GHz
 64-bit Linux machine with 16GB memory
 - Use GLPK as ILP solver
- Evaluate with 4 real-life chips
 - Multiplexed assay
 - DNA sequencing assay
 - In-vitro diagnostic assay
 - PCR amplification assay



Experimental Settings (2/2)

- Comparison between conventional design flow and ours
- 4 state-of-the-art works from the same group from Duke Univ.
 - F. Su and K. Chakrabarty, "Architectural-level synthesis of digital microfluidics-based biochips", IEEE/ACM ICCAD'04
 - F. Su and K.Charkrabarty, "Module placement for fault-tolerant microfluidics-based biochips", ACM TODAES'06
 - F. Su, W. Huang and K. Chakrabarty, "Droplet routing in the synthesis of digital microfluidic biochips", IEEE/ACM DATE'06
 - T. Xu and K. Charkrabarty, "Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips", IEEE/ACM DAC'08



Experimental Results (1/3)

Assay	Conventional design			Ours				
	#D	T	#P	#WL	#D	T	#P	#WL
Multiplexed	7	63	25	N/A	6	67	14	562
DNA	11	67	38	1094	9	79	22	610
Diagnostic	11	50	26	N/A	9	63	18	748
PCR	14	26	14	N/A	10	47	18	820
Total	43	206	95		34	256	72	

#T: assay completion time (sec.) #D: device count #P: pin-count #WL: wirelength (measured by the number of used grids)



Experimental Results (2/3)


Comparison between optimal ILP and reduced ILP

Assay	Optimal ILP		Reduced ILP			
	#D	CPU	#D	Error	CPU	
Multiplexed	6	> 1 day	6	0%	0.04	
DNA	11	> 1 day	11	0%	0.07	
Diagnostic	7	> 1 day	9	29%	0.12	
PCR	9	> 1 day	10	11%	0.10	

#D: device count CPU: cpu run time in seconds

Experimental Results (3/3)

- Comparison of success rate on DMFB realization between ours and conventional design flow
 - For each problem size we simulate the fluidic operations and generate 50 assays to test the success rate of DMFB realization





Outline

Introduction

Fluidic-Chip Co-design Methodology

Experimental Results

Conclusions



Conclusions

- We presented the first integrated fluidic-chip co-design methodology for DMFBs
- We also comprehensively identified the factors that would affect DMFB realization and explore properties that are favorable for bridging the fluidic-chip performance gap
- Experimental results demonstrated that our methodology can achieve high success rate of DMFB realization over the conventional flow



Thank You for Your Attention!

