

## inal Exam – Part Two –Written Part

Write your answers to the written part in clear, concise writing. You need to write with a #2 pencil or pen. If your writing is too light the scanner will not pick it up and you will not get credit for your answer. Feel free to ask for scratch paper.

Name: Andrew Janisako

1. (5 pts) Translate the following into MIPS assembly. Assume that a, b, and c are in \$s0, \$s1, and \$s2 respectively:

2. (4 pts) Define "Von Neumann architecture" – remember, a definition should let me tell one thing from all other things and should not include unnecessary facts, so be specific but be concise.

A single shored memory path for data and prayrows.

```
3. (8 pts) Translate the following code into MIPS assembly:
   int find_item(int *A, int N, int item)
       int i;
                                            find - item:
       for (i = 0; i < N; i++) {
          if (A[i] == item) return i;
                                            1, 910,0
      return -1;
                                            1: 900,-1
   }
                                            100p:
                                            bge 310, 392, end
                                            163th, 0(3a1)
                                            bre stl, sa3, Cont
                                            add svo, szero, sto
                                             jend
                                             Cont:
                                             addi sto, sto, 1
                                             sil sal, sal, 2
                                             ; loop
                                         end:
                                         118ra
4. (6 pts) Show the encoding in 2's complement 16-bit binary, octal, and hex:
     a. 3423
        16-bit Binary: 0000_ 1101_ 6161_ 1111
        16-bit (actually, 18-bit) Octal: 000_000_000_000_006_537
        16-bit Hex: 0 x 0000 0000 0000 005F
     b. -54
        16-bit Binary: 0000_ 0000_ 0000_ 1100
        16-bit (actually, 18-bit) Octal: 000_000_000_000_000_014
```

16-bit Hex: 0000\_0000\_0000\_000C

- 5. (6 pts) Consider two processors, P1, and P2, executing the same instruction set (so same number of instructions). P1 has a 3GHz clock, and CPI of 1.5. P2 has a 2.6GHz clock and a CPI of 1.25.
  - c. Which processor has the highest instructions per second? cycles | s

    P1 = 3e9/1.5 => 2e9 instructors | Seend cycles | instructors |


    P2 = 2.6e9/1.75 => 2.08e9 instructors | second



d. Processor P3 is a proposed "enhancement" of P1. In a given program, 20% of its instructions can use the *enhanced* instructions. Compute the CPI that would yield a speed-up of 13% for P3 over P1.



6. (4 pts) Show the IEEE 754 Single-Precision encoding of -11.25



- 7. (6 pts) Define "power wall" and explain why its so important to the future of computing.
  - We have reached the maximum power and ellowing for
  - Dese are needed for compilers
  - Pitre congilers need to sen faster, but ont because of he Installmen.

Consider the following datapath diagram of the MIPS processor, and use it to answer the following questions:




Figure 4.24 from Hennessy and Patterson <sup>1</sup>

Use the figure to answer questions 8 through 13.

8. When handling the load word (LW) instruction, the ALU control will select the

9. When handling an I-type instruction which functional units will be used:

Sign extended, Read Reg Z, Read Reg 1, Control

10. The devices labeled C,G,J,O,P are all "muxes", what do they do?

they act as binary such his relying an input from our

11. When would functional unit N be used?

when snifting left 2 from E or by he pe usy it.

<sup>&</sup>lt;sup>1</sup> Figure taken from Hennesy & Patterson, pg 263.

12. (3 pts) V	What instructions would cause th	e "RegDst	control line to be turned on?
inskuelons			

13. (4 pts) Fill in the table for the control signals for an R-type instruction, using 1 or 0 based on the muxes of the figure on the previous page:

RegDst	Jump	Branch	MemRead
MemtoReg	MemWrite	AluSrc	RegWrite
/		1	G

14. (3 pts) Explain why a single-cycle implementation CPU is no longer used:

15. (3 pts) Define pipelining

16. (8 points) A major concept of chapter 4 is that there are four types of hazards possible due to pipelining. List them, and then describe one way of "fixing" the problem:

Hazard Type	"Fix"
Streetral	Fernely
data	Seprete instruction and dela verning