

FPGA Project

---

# D-PHY Testbench

## ( TX $\Leftrightarrow$ RX )




twwang97

January 11, 2026

---

# Introduction


- D-PHY lanes switch between Low-Power (**LP**, single-ended) and High-Speed (**HS**, differential) electrical levels and states.
- D-PHY lanes are operated in three modes — **Control** (LP idle/stop), High-Speed **bursts** (data), and **Escape** (ultra-low-power commands).
- Lane states: E.g., LP-11 stop/idle, LP-00, LP-01/10, HS-0, HS-1). Lane levels refer to the electrical signaling: low-power single-ended levels (DP or DN pulled high/low relative to ground) and high-speed differential levels (DP/DN differential pair toggling). A lane is physically in Control (LP) when idle and on enters HS during bursts of high-speed differential signaling.



# Lane state descriptions


| State Code | Line Voltage Levels |         | High-Speed     | Low-Power          |                    |
|------------|---------------------|---------|----------------|--------------------|--------------------|
|            | Dp-Line             | Dn-Line | Burst Mode     | Control Mode       | Escape Mode        |
| HS-0       | HS Low              | HS High | Differential-0 | N/A <sup>[1]</sup> | N/A <sup>[2]</sup> |
| HS-1       | HS High             | HS Low  | Differential-1 | N/A <sup>[3]</sup> | N/A <sup>[4]</sup> |
| LP-00      | LP Low              | LP Low  | N/A            | Bridge             | Space              |
| LP-01      | LP Low              | LP High | N/A            | HS-Request         | Mark-0             |
| LP-10      | LP High             | LP Low  | N/A            | LP-Request         | Mark-1             |
| LP-11      | LP High             | LP High | N/A            | Stop               | N/A <sup>[5]</sup> |

- [1] During High-Speed transmission, the Low-Power receivers observe LP-00 on the Lines.
- [2] During High-Speed transmission, the Low-Power receivers observe LP-00 on the Lines.
- [3] During High-Speed transmission, the Low-Power receivers observe LP-00 on the Lines.
- [4] During High-Speed transmission, the Low-Power receivers observe LP-00 on the Lines.
- [5] If LP-11 occurs during Escape mode, the Lane returns to Stop state (Control Mode LP-11).



# start of transmission (SoT)

- The transition from a stop state (**LP-11**) into high-speed (**HS**) data transmission mode takes two steps. The clock lane (**cl**) enters HS clock mode before the data lane (**dl**) enters HS mode.




| TX side  | RX side   |
|--|---|
| Drives Stop state (LP-11)  | Observes Stop state   |
| Drives HS-Req state (LP-01) for time TLPX  | Observes transition from LP-11 to LP-01 on the Lines  |
| Drives Bridge state (LP-00) for time T <sub>CLK-PREPARE</sub>                              | Observes transition from LP-01 to LP-00 on the Lines.<br>Enables Line Termination after time TCLK-TERM-EN   |
| Enables High-Speed driver and disables Low-Power drivers simultaneously.                   | Enables HS-RX and waits for timer T <sub>CLK-SETTLE</sub> to expire in order to neglect transition effects. |
| Drives HS-0 for a time T <sub>CLK-ZERO</sub>   | Receives HS-signal  |
| Drives the High-Speed Clock signal for time period TCLK-PRE before any Data Lane starts up | Receives High-Speed Clock signal  |

| TX side  | RX side   |
|--|---|
| Drives Stop state (LP-11)  | Observes Stop state   |
| Drives HS-Req state (LP-01) for time TLPX                                | Observes transition from LP-11 to LP-01 on the Lines  |
| Drives Bridge state (LP-00) for time T <sub>HS-PREPARE</sub>             | Observes transition from LP-01 to LP-00 on the Lines,<br>enables Line Termination after time TD-TERM-EN   |
| Enables High-Speed driver and disables Low-Power drivers simultaneously. | Enables HS-RX and waits for timer T <sub>HS-SETTLE</sub> to expire in order to neglect transition effects |
| Drives HS-0 for a time T <sub>HS-ZERO</sub>                              | Starts looking for Leader-Sequence  |
| Inserts the HS Sync-Sequence '00011101' beginning on a rising Clock edge | Synchronizes upon recognition of Leader Sequence<br>011101  |
| Continues to Transmit High-Speed payload data                            | Receives payload data   |

# end of transmission (EoT)

- At the end of a High-Speed Data burst, a data lane leaves High-Speed (**HS**) transmission mode and enters the **stop state** with an End-of-Transmission (**EoT**) procedure.






| TX side  | RX side   |
|--|---|
| Completes transmission of payload data   | Receives payload data   |
| Toggles differential state immediately after last payload data bit and keeps that state for a time THS-TRAIL |   |
| Disables the HS-TX, enables the LP-TX, and drives Stop state (LP-11) for a time THS-EXIT                     | Detects the Lines leaving LP-00 state and entering Stop state (LP-11) and disables Termination  |
|  | Neglect bits of last period THS-SKIP to hide transition effects                                 |
|  | Detect last transition in valid Data, determine last valid data byte, and skip trailer sequence |

# continuous clock mode


- Both the CSI-2 and DSI specifications support a continuous clock mode.
- For **continuous** clock behavior, the Clock Lane (CL) remains in high-speed mode generating active clock signals between HS data packet transmissions.
- For **non-continuous** clock behavior, the CL enters the **LP-11** state between HS data packet transmissions.
- Continuous clock mode allows for higher data rates, because the timing overhead of exiting and reentering HS-mode on the clock lane is eliminated.

# D-PHY Testbench in XSim





X17792090116



X26944-022522



# Platform

- Library: Xilinx **MIPI TX** and **MIPI RX** detailed in the official [PG202 document](#).
- Vivado Version: 2025.2.
- Testbench Language: Verilog-2001.
- Simulation: XSim (Vivado Simulator).

## MIPI D-PHY v4.3

### *LogiCORE IP Product Guide*

Vivado Design Suite

PG202 (v4.3) December 4, 2024

Component Name xilinx\_dphy\_tx\_v4\_3

## Core Configuration Core Parameters

D-PHY Lanes

Line Rate (Mbps)

☒ Linerate supported by Device Datasheet

Data Flow

Esc Clk (MHz)

LPX Period (ns)

Resource optimization presets

## Control and Debug

- ☐ Enable Active lanes support
- ☐ Infer OBUFTDS for 7-Series HS outputs
- ☐ Enable AXI-4 Lite Register I/F

## Protocol Watchdog Timers

- ☒ Enable HS and ESC Timeout Counters/Registers

HS Timeout (Bytes)

Escape Timeout (ns)

# D-PHY v4.3

Component Name xilinx\_dphy\_rx\_v4\_3

D-PHY Lanes

Line Rate (Mbps)

☒ Linerate supported by Device Datasheet

Data Flow

Esc Clk (MHz)

LPX Period (ns)

☐ D-PHY RX ULPS WAKEUP counter for 1 ms time

Resource optimization presets

## Control and Debug

- ☐ Enable AXI-4 Lite Register I/F

## Protocol Watchdog Timers

- ☒ Enable HS and ESC Timeout Counters/Registers

HS Timeout (Bytes)

Escape Timeout (ns)


## Calibration Mode

- ☒ NONE ☐ FIXED ☐ AUTO


D-PHY Tx

D-PHY Rx

# Write Verilog (\*.v) for simulation






# D-PHY Testbench in XSim



```
Simulation Sources (1)
└─ sim_1 (1)
  └─ dphy_top_tb (dphy_top_tb.v) (4)
    └─ dphy_tx_tb_i : dphy_tx_tb (dphy_tx_tb.v) (5)
      └─ dphy_tx_top_i : dphy_tx_top (dphy_tx_top.v) (4)
        └─ u_core_rst_coreclk_sync_tx_i : reset_sync_chain (reset_sync_chain.v)
          └─ u_dphy_tx_top_i : xilinx_dphy_tx_v4_3 (xilinx_dphy_tx_v4_3.xci)
            > u_tx_clock_support_i : dphy_tx_clocking_wrapper (dphy_tx_clocking_wrapper.v) (1)
            > u_tx_rst_logic_support_i : reset_controller (reset_controller.v) (1)
      └─ genblk_dl0_frm_gen.dphy_frame_generator0_i : dphy_frm_gen (dphy_frm_gen.v) (10)
        > hs_data_generator : dphy_hsdata_gen (dphy_hsdata_gen.v) (1)
          └─ core_rst_byteclk_sync_i : reset_sync_chain (reset_sync_chain.v)
            └─ core_rst_escclk_sync_i : reset_sync_chain (reset_sync_chain.v)
              └─ esc_end_div4clk_sync_i : cdc_sync (cdc_sync.v)
                └─ hs_done_escclk_sync_i : cdc_sync (cdc_sync.v)
                  └─ ulps_wakeup_start_coreclk_sync_i : cdc_sync (cdc_sync.v)
                    └─ dl_time_out_wakeup_escclk_sync_i : cdc_sync (cdc_sync.v)
                      └─ dl_stopstate_div4clk_sync_i : cdc_sync (cdc_sync.v)
                        └─ dl_w_esc.gen_dl_txdataesc_lfsr_i : lfsr8 (lfsr8.v)
              > genblk_dl1_frm_gen.dphy_frame_generator1_i : dphy_frm_gen (dphy_frm_gen.v) (10)
              > genblk_dl2_frm_gen.dphy_frame_generator2_i : dphy_frm_gen (dphy_frm_gen.v) (10)
              > genblk_dl3_frm_gen.dphy_frame_generator3_i : dphy_frm_gen (dphy_frm_gen.v) (10)
      └─ dphy_rx_tb_i : dphy_rx_tb (dphy_rx_tb.v) (8)
        └─ sys_rst_byteclk_sync_rx_i : reset_sync_chain (reset_sync_chain.v)
          └─ dphy_rx_top_i : dphy_rx_top (dphy_rx_top.v) (1)
            └─ xilinx_dphy_rx_v4_3 : xilinx_dphy_rx_v4_3 (xilinx_dphy_rx_v4_3.xci)
              └─ genblk1.sys_rst_clk200m_sync_i : reset_sync_chain (reset_sync_chain.v)
                > gen_blk_dl0_frm_chk_i.dphy_frame_check0_i : dphy_frm_chk (dphy_frm_chk.v) (10)
                > gen_blk_dl1_frm_chk_i.dphy_frame_check1_i : dphy_frm_chk (dphy_frm_chk.v) (10)
                > gen_blk_dl2_frm_chk_i.dphy_frame_check2_i : dphy_frm_chk (dphy_frm_chk.v) (10)
                > gen_blk_dl3_frm_chk_i.dphy_frame_check3_i : dphy_frm_chk (dphy_frm_chk.v) (10)
                └─ reset_sync_chain (reset_sync_chain.v)
```




# D-PHY Testbench in XSim







# XSim Passed: $\geq 15$ HS packets are collected!



# XSim Passed: $\geq 15$ HS packets are collected!




# XSim Passed: NO error message!





# D-PHY Testbench in XSim

The test pattern for generated TX HS data is defined in `dphy_hsdata_gen.v`, and such a sequence is 0xAA S4, 0x55 S30, 0x33 S30, 0xF0 S30, 0x7F S30, 0x55 S30, 0x33 S30, 0xF0 S30, 0x80 S30, 0xAA S2.




| Tcl Console Messages Log Objects |       |           |  |
|----------------------------------|-------|-----------|--|
| Search: Q                        |       |           |  |
| Name                             | Value | Data Type |  |
| > byte_cnt[16:0]                 | 00000 | Array     |  |
| > data_length[11:0]              | 0f6   | Array     |  |
| > data_out[7:0]                  | aa    | Array     |  |
| > byte_cnt_pxtf16:0]             | 00000 | Array     |  |

→ HS data for lane#0

| Scope Sources Protocol Instances            |                 |                |  |
|---|-----------------|----------------|--|
| Name  | Design Unit     | Block Type     |  |
| ▼ dphy_top_tb                               | dphy_top_tb     | Verilog Module |  |
| ▼ dphy_tx_tb_i                              | dphy_tx_tb      | Verilog Module |  |
| > dphy_tx_top_i                             | dphy_tx_top     | Verilog Module |  |
| ▼ genblk_d0_frm_gen.dphy_frame_generator0_i | dphy_frm_gen    | Verilog Module |  |
| > hs_data_generator                         | dphy_hsdata_gen | Verilog Module |  |

# D-PHY Testbench in XSim

The test pattern for generated TX HS data is defined in `dphy_hsdata_gen.v`, and such a sequence is 0xAA S4, 0x55 S30, 0x33 S30, 0xF0 S30, 0x7F S30, 0x55 S30, 0x33 S30, 0xF0 S30, 0x80 S30, 0xAA S2.




| Tcl Console Messages Log Objects |       |           |  |
|----------------------------------|-------|-----------|--|
| Search: Q-                       |       |           |  |
| Name                             | Value | Data Type |  |
| > byte_cnt[16:0]                 | 00000 | Array     |  |
| > data_length[11:0]              | 0f6   | Array     |  |
| > data_out[7:0]                  | aa    | Array     |  |
| > byte_cnt_out[16:0]             | 00000 | Array     |  |

→ HS data for lane#0

| Scope Sources Protocol Instances              |                 |                |  |
|---|-----------------|----------------|--|
| Name  | Design Unit     | Block Type     |  |
| ▼ dphy_top_tb                                 | dphy_top_tb     | Verilog Module |  |
| ▼ dphy_tx_tb_i                                | dphy_tx_tb      | Verilog Module |  |
| > dphy_tx_top_i                               | dphy_tx_top     | Verilog Module |  |
| ▼ genblk_dli0_frm_gen.dphy_frame_generator0_i | dphy_frm_gen    | Verilog Module |  |
| > hs_data_generator                           | dphy_hsdata_gen | Verilog Module |  |

# D-PHY Testbench in XSim

The test pattern for generated TX HS data is defined in `dphy_hsdata_gen.v`, and such a sequence is 0xAA S4, 0x55 S30, 0x33 S30, 0xF0 S30, 0x7F S30, 0x55 S30, 0x33 S30, 0xF0 S30, 0x80 S30, 0xAA S2.



| Tcl Console          |       |           |  |
|----------------------|-------|-----------|--|
| Messages             |       |           |  |
| Log                  |       |           |  |
| Objects              |       |           |  |
| Search: Q            |       |           |  |
| Name                 | Value | Data Type |  |
| > byte_cnt[16:0]     | 00000 | Array     |  |
| > data_length[11:0]  | 0f6   | Array     |  |
| > data_out[7:0]      | aa    | Array     |  |
| > byte_cnt_ext[16:0] | 00000 | Array     |  |



→ HS data for lane#0

| Scope                                       |                 |                |  |
|---|-----------------|----------------|--|
| Sources                                     |                 |                |  |
| Protocol Instances                          |                 |                |  |
| Name  | Design Unit     | Block Type     |  |
| ↳ dphy_top_tb                               | dphy_top_tb     | Verilog Module |  |
| ↳ dphy_tx_tb_i                              | dphy_tx_tb      | Verilog Module |  |
| ↳ dphy_tx_top_i                             | dphy_tx_top     | Verilog Module |  |
| ↳ genblk_d0_frm_gen.dphy_frame_generator0_i | dphy_frm_gen    | Verilog Module |  |
| ↳ hs_data_generator                         | dphy_hsdata_gen | Verilog Module |  |

# D-PHY Testbench in XSim

dphy\_frm\_chk.v


The data (`dl_rxdats_r`) received by D-PHY Rx should also be verified. The received `dl_rxdats_r[7:0]` (on data lane #0) triggered by the clock `rxbyteclkhs` is compared with the expected `hs_gen_data[7:0]`.



# Application


**GMSL camera → FPGA (MIPI) Connection**

# MIPI



- **MIPI** (Mobile Industry Processor Interface)
- **CSI** (Camera Serial Interface)
- **DSI** (Display Serial Interface)
- **CCI** (Camera Control Interface) is a subset of the I2C protocol.

# MIPI CSI-2 Rx






Document: [PG232](#)

# MIPI CSI-2 Receiver Subsystem v6.0

## Product Guide

Vivado Design Suite

PG232 (v6.0) November 20, 2025



### Subsystem Options

Pixel Format: YUV422 8bit Serial Data Lanes: 4

☒ Include Video Format Bridge (VFB)

☒ Support CSI Spec V2\_0

☐ Support VCX Feature

# MIPI CSI-2 Rx

### PHY Options

☒ Include PHY with subsystem

Select PHY MODE (C-PHY or D-PHY): DPHY

IODELAY\_GROUP Name: mipi\_csi2rx\_idly\_group

Line Rate (Mps-CPHY, Mbps-DPHY): 800 [80 - 1500]

☐ Linerate supported by Device Datasheet

☒ PHY Register Interface

☒ Enable HS and ESC Timeout Counters/Registers

### Calibration Mode

☒ NONE ☐ FIXED ☐ AUTO

IDELAY Tap Value: 1 [1 - 31]

### CSI-2 Options

☒ CSI2 Controller Register Interface

☒ Embedded non-image Interface

☒ Filter User Defined data types

Line Buffer Depth: 2048

### VFB Options

Allowed VC: All Pixels Per Clock: 2 TUSER Width: 96

### Resource improvement options

☒ Enable CRC ☐ Enable Active Lanes



# How to map a GMSL camera → FPGA (MIPI) connection?

- Camera side: A GMSL camera contains a **serializer** that packages sensor output into a GMSL SerDes stream and sends it over coax/**FAKRA**/UTP. Power and control (I<sup>2</sup>C/MDIO) can be carried on the same cable in many implementations.
- Receiver side (near FPGA): The GMSL **deserializer** translates the long-reach **SerDes** into a standard **CSI-2** interface the FPGA can consume.

# How to map a GMSL camera → FPGA (MIPI) connection?

| Attribute       | GMSL   | MIPI CSI-2 (CSI2-Rx)  |
|-----------------|--|---|
| Purpose         | Long-reach serialized camera link;<br>cable/automotive use               | Chip-to-chip camera interface (PHY<br>+ packet protocol)    |
| Physical medium | Coax/UTP/flex; supports power over cable                                 | Short PCB traces or flex;<br>D-PHY/C-PHY lanes              |
| Distance        | Meters to tens of meters (automotive)                                    | Millimeters to centimeters                                  |
| Topology        | Serializer/Deserializer (SerDes) pair; often<br>with ARQ/robust features | Host receiver IP expecting CSI-2<br>packets                 |
| Error handling  | Link-level robustness, sometimes ARQ/CRC                                 | Packet framing, virtual channels, but<br>not long-cable ARQ |
| Typical use     | Cameras in vehicles, robotics where distance<br>and EMI matter           | Direct sensor → SoC/FPGA<br>connections on board            |



# References

- [https://docs.nxp.com/bundle/AN13573/page/topics/dsi\\_examples.html](https://docs.nxp.com/bundle/AN13573/page/topics/dsi_examples.html)
- <https://www.cnblogs.com/fuzidage/p/14107768.html>
- <https://docs.amd.com/r/en-US/pg202-mipi-dphy>

