Logic Design


EECS101001

Lab 2: Applications of Multiplexer – Report

104021215 熊磊

1. Foreword


This Lab is trying to use Multiplexer (or Selector) to select the mudule by **Sel** with input **A**, **B**, and output is **Out**, **Ovf**.



2. Implementation Details and Designs

Multiplexer

I use **always block** to implement the Multiplexer. The code is too long to show here, one can check **AM.v** in line #25~#109. Below is the image created by Design Vision.



Hence, we need to implement each module for each module.

• [0000] Priority Encoder

First I easily combine the two inputs **a**, **b** to **wire**[7:0]**ab**.

Then one can get the result of priority encoder by assign method check the bit form MSB to LSB one by one.

```
module Priority_Encoder(out, a, b);

// input with higher priority will take place
input wire [3:0]a,b;
output [2:0]out;

wire [7:0]ab;
assign ab = {a[3:0],b[3:0]};

assign out = (ab[7] == 1'b1) ? 3'b111:
(ab[6] == 1'b1) ? 3'b101:
(ab[5] == 1'b1) ? 3'b101:
(ab[4] == 1'b1) ? 3'b100:
(ab[3] == 1'b1) ? 3'b011:
(ab[2] == 1'b1) ? 3'b010:
(ab[2] == 1'b1) ? 3'b010:
(ab[1] == 1'b1) ? 3'b001: 3'b000;

endmodule
```

• [0001]~[0111]A&B, A^B, A*B, A>>>1' b1, ..., A<<1' b1

For these functions, without restrictions, I directly use Verilog builtin operation.

```
1: begin // A&B
Out = {12'b0, A&B};
Ovf = 1'b0;
end

2: begin // A^B
Out = {12'b0, A^B};
Ovf = 1'b0;
end

3: begin // A*B
Out = {8'b0, {4{A[3]}}, A}*{4{B[3]}}, B};
Ovf = 1'b0;
end

4: begin // A>>1'b1
Out = {12'b0, {A>>1'b1};
Ovf = 1'b0;
end

5: begin // A<<1'b1
Out = {12'b0, {A>>1'b1}};
Ovf = 1'b0;
end

6: begin // A>>1'b1
Out = {12'b0, {A>>1'b1}};
Ovf = 1'b0;
end


7: begin // A<<1'b1
Out = {12'b0, {A>>1'b1}};
Ovf = 1'b0;
end

7: begin // A<<1'b1
Out = {12'b0, {A>>1'b1}};
Ovf = 1'b0;
end
```

• [1000] 2-to-4 decoder

We need to use **only gate level** to implement 2-to-4 decoder, we first write down the truth table and draw a simple diagram below.

| Aø | A ₁ | D ₀ | D_1 | D ₂ | D ₃ |
|----|----------------|----------------|-------|----------------|----------------|
| 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 |



Therefore, we need four **and gate** and two **not gate**. The code is below.


```
module Decoder_2_to_4(out, a, b);// Only gate level
    input a,b;
    output [3:0] out;

wire not_a, not_b;

not (not_a, a),(not_b, b);
    and (out[3],a,b),(out[2],a,not_b),(out[1],not_a,b),(out[0],not_a,not_b);
endmodule
```

[1001] 4-to-16 decoder
 By reusing 2-to-4 decoder, the idea is very simple, we can draw a diagram below.

| A[3:2] | B[3:2] | 0ut |
|--------|--------|---------------------|
| 00 | 00 | 0000_0000_0000_0001 |
| 00 | 01 | 0000_0000_0000_0010 |
| 00 | 10 | 0000_0000_0000_0100 |
| 00 | 11 | 0000_0000_0000_1000 |
| 01 | 00 | 0000_0000_0001_0000 |
| 01 | 01 | 0000_0000_0010_0000 |
| 01 | 10 | 0000_0000_0100_0000 |
| 01 | 11 | 0000_0000_1000_0000 |
| 10 | 00 | 0000_0001_0000_0000 |
| 10 | 01 | 0000_0010_0000_0000 |
| 10 | 10 | 0000_0100_0000_0000 |
| 10 | 11 | 0000_1000_0000_0000 |
| 11 | 00 | 0001_0000_0000_0000 |
| 11 | 01 | 0010_0000_0000_0000 |
| 11 | 10 | 0100_0000_0000_0000 |
| 11 | 11 | 1000_0000_0000_0000 |



Therefore, we need sixteen **and gate** and two **2-4 Decoder**. The code is below.

```
module Decoder_4_to_16(out, a, b);// Only gate level
input [1:0]a,b;
output [15:0] out;

wire [3:0]x,y;

Decoder_2_to_4 dec1(x, a[1], a[0]);
Decoder_2_to_4 dec2(y, b[1], b[0]);

and (out[0],x[0],y[0]),(out[1],x[0],y[1]),(out[2],x[0],y[2]),
(out[3],x[0],y[3]),and4(out[4],x[1],y[0]),(out[5],x[1],y[1]),
(out[6],x[1],y[2]),(out[7],x[1],y[3]),(out[8],x[2],y[0]),
(out[9],x[2],y[1]),(out[10],x[2],y[2]),(out[11],x[2],y[3]),
(out[12],x[3],y[0]),(out[13],x[3],y[1]),(out[14],x[3],y[2]),

endmodule

module Decoder_4_to_16(out, a, b);// Only gate level
input [1:0]a,b;


level
input [1:0]a,b;
output [1:0]a,p[0]);

output [1:0]a,p[0],(out[1],x[0],y[1]),(out[1],x[0],y[2]),

output [1:0]a,b;
output [1:0]a,b;
output [1:0]a,p[0];
output [1:0]a,p[0];
output [1:0]a,p[0],(out[1],x[0],y[1]),(out[1],x[0],y[1]),

level
input [1:0]a,b;
output [1:0]a,p[0];
outpu
```

[1010]~[1011] Select the larger number, Select the smaller number
 [Design Bit Slice - Comparator]



nA is equivalent to (A+pA)&pB' If nA is 1, A>B; if nB is 1, B>A. nB is equivalent to (B+pB)&pA'

```
module bitslice(out, pa, pb, a, b);
input pa,pba,b;
output [1:0]out;

wire not_a, not_b, not_pa, not_pb, or_a, or_b;

not (not_pa,pa),(not_pb,pb);
or (or_a, a, pa),(or_b, b, pb);
and (out[1], or_a, not_pb),(out[0], or_b, not_pa);
endmodule
```

So, we can use Comparator repeatedly, like this. For example, **Select the larger number**, We just have to check if **nA** is 1.

```
module Select_Large(out, a, b);// Design bit slice
input [3:0] a,b;
output [3:0] out;

wire [1:0] nab0, nab1, nab2, nab3, nab4;
assign nab4 = 2'b0;
bitslice b_3(nab3, nab4[1], nab4[0], a[3], b[3]);
bitslice b_2(nab2, nab3[1], nab3[0], a[2], b[2]);
bitslice b_1(nab1, nab2[1], nab2[0], a[1], b[1]);
bitslice b_0(nab0, nab1[1], nab1[0], a[0], b[0]);

assign out = (nab0[1]) ? a : b;
endmodule
```

On the other hand, **Select the smaller number**, we can just choose the one not the large.

```
module Select_Small(out, a, b);// Design bit slice
input [3:0] a,b;
output [3:0] out;

wire [1:0] nab0, nab1, nab2, nab3, nab4;
assign nab4 = 2'b0;
bitslice b_3(nab3, nab4[1], nab4[0], a[3], b[3]);
bitslice b_2(nab2, nab3[1], nab3[0], a[2], b[2]);
bitslice b_1(nab1, nab2[1], nab2[0], a[1], b[1]);
bitslice b_0(nab0, nab1[1], nab1[0], a[0], b[0]);

assign out = (!nab0[1]) ? a : b;
endmodule
```

● [1100] A+B

[Design Bit Slice - Full Adder]


Here we first analyze c_{out} and s. By drawing a truth table and K-map, found that they are Majority function and ODD function respectively.

```
module Bit_Adder(cout, s, a, b, cin);// Design bit slice
input a,b,cin;
output cout,s;

wire and0,and1,and2;
xor (s,a,b,cin); // ODD function

and (and0,a,b),(and1,b,cin),(and2,a,cin);
or (cout,and0,and1,and2);
endmodule
```

Now, we can use Full adder repeatedly for four-digits input to implement **Adder**. To detect overflow, using an **xor** gate at the last Full Adder.



```
module Adder(out, ovf, a, b);
input [3:0] a,b;
output [3:0] out;
output ovf;

wire [3:0]cout,c,d;

Bit_Adder ad3(cout[0], out[0], a[0], b[0], 1'b0);
Bit_Adder ad2(cout[1], out[1], a[1], b[1], cout[0]);
Bit_Adder ad1(cout[2], out[2], a[2], b[2], cout[1]);
Bit_Adder ad0(cout[3], out[3], a[3], b[3], cout[2]);

xor (ovf, cout[3], cout[2]); //Overflow detection endmodule
```

• [1101] A-B [Reuse Adder]

It's easy to implement Subtractor by reusing Adder. We just change the problem $\underline{A-B}$ to the problem $\underline{A+(-B)}$. Just like line #227 below.

```
module Subtractor(out, ovf, a, b);// Reuse adder input [3:0] a,b; output [3:0] out; output ovf;

wire [3:0]b2; assign b2[3:0] = (~b[3:0]+1'b1); Adder add(out, ovf, a, b2); endmodule
```

• [1110] | A-B |

[Reuse Subtractor]

If overflow, we don't care about the output.

The only step we need to care is to make sure the output is positive. Therefore, convert to positive if it's negative. As show in Line #239.

```
module Abs_Subtractor(out, ovf, a, b);// Reuse Subtractor
input [3:0] a,b;
output [3:0] out;
output ovf;

wire [3:0] tmp;


Subtractor sub(tmp, ovf, a, b);
assign out = (tmp[3]) ? (~tmp[3:0] + 1'b1) : tmp;

endmodule
```

• [1111] A*B

[Only Gate Level]

I use array Multiplier to implement. The diagram is below. It's hard to say in text, but the main idea is to reuse Full Adder (made by gate level) to control bit slice, and use and gate to do bit-multiplying.



```
module Multiplier(out, a, b);// Only gate level
input [3:0] a,b;
output [7:0] out;

wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,
d1,d2,d3,d4,d5,d6,d7,
e1,e2,e3,e4,e5,e6,e7,
f1,f2,f3,f4;

and (c1,b[3],a[1]), (c2,b[2],a[2]), (c3,b[1],a[3]),
(c4,b[3],a[0]), (c5,b[2],a[1]), (c6,b[1],a[2]),
(c7,b[2],a[0]), (c8,b[1],a[1]), (c9,b[2],a[2]),
(c10,b[1],a[0]),(c11,b[0],a[1]),(out[0],b[0],a[0]),
(c12,b[2],a[3]),(c13,b[3],a[2]),(c14,b[0],a[3]),
(f1,b[3],a[3]);

Bit_Adder bitAdder0(d1,d2,c1,c2,c3);
Bit_Adder bitAdder1(d3,d4,c4,c5,c6);
Bit_Adder bitAdder2(d5,d6,c7,c8,c9);
Bit_Adder bitAdder3(d7,out[1],c10,c11,1'b0);

Bit_Adder bitAdder5(e3,e4,d2,d3,e5);
Bit_Adder bitAdder5(e3,e4,d2,d3,e5);
Bit_Adder bitAdder7(e7,out[2],d6,d7,1'b0);
Bit_Adder bitAdder7(e7,out[2],d6,d7,1'b0);
Bit_Adder bitAdder9(f2,out[5],e2,e3,f3);
Bit_Adder bitAdder9(f2,out[5],e2,e3,f3);
Bit_Adder bitAdder9(f2,out[5],e2,e3,f3);
Bit_Adder bitAdder1(f3,out[4],e4,1'b0,f4);
Bit_Adder bitAdder1(f4,out[3],e6,e7,1'b0);
endowle
```

3. Simulation Result

[Before Synthesis]

[Run Synthesis]

4. Report Area

5. Encountered Problems and Solving

- Cannot using assign in always block.
- Cannot instantiate module in always block.
- Reg can only using in always block.
- We can use big parentheses {} to do sign extension or merge.
 e.g. {a, b}, {12'b0, a&b}, {8'b0, {{4{a[3]}}, a}*{{4{b[3]}},b}}...
 Amazing!!
- To reduce the coding time, drawing the diagram is really helpful!

6. Questions

• Why we can ignore the function name to built-in module but cannot ignore in my own module?

e.g.

```
and (and0,a,b); legal!

my_and (and0,a,b); illegal!

my_and and_0(and0,a,b); legal!
```

What is meaning of combinational "area" in report_area.txt?

7. Impression and Experience

Before I start this lab, I think this is a really tough, cause I have to implement totally 16 function. However, most of them are easily. By reusing the module, can reduce workload significantly!! I think, however, the most difficult one is bonus one, since there are lots of gate have to be connected...

Thank TAs for helping us and teaching us. Take care:-)