Logic Design


EECS101001

Lab 5: Stack Machine – Report

104021215 熊磊

1. Foreword

This Lab is trying to design a Stack Machine, which is a **Last In First Out** structure. And also support basic operation: addition, subtraction and multiplication.




SM

name	size	function	I/O
clk	1	時間訊號	input
rst_n	1	rst_n = 0 時進行 reset	input
instr	13	instruction	input
рс	10	instruction address,instruction 的總長度放在 pc =	output
		1023 的位置	
err_code	3	錯誤訊息	output
d_valid	1	當輸出的資料為 add, sub, mul 的最終結果時時把	output
		d_valid 拉起	
out_data	20	輸出的資料	output
fin	1	當處理完所有的 instruction 之後拉成 1	output

SM_Mem

name	size	function	I/O
r_data	20	從 stack memroy 讀出來的資料	input
full	1	當 stack memory 滿的時候拉為一	input
empty	1	當 stack memory 是空的時候拉為一	input
cntrl	2	控制 stack memory 的功能	output
w_data	20	要寫入 stack memory 的資料	output

2. Implementation Details and Designs
First, we draw a State Transition Graph as follow:



We need at least 7 states to handle different situations and operations. Hence, we define these states in 3-bits. Also, we define instruction's name.

1	`define PUSH 3'b000
2	`define ADD 3'b001
3	`define SUB 3'b010
4	`define MUL 3'b011
5	`define INIT 3'b000
6	`define READ1 3'b001
7	`define READ2 3'b010
8	`define WRITE 3'b011
9	`define FIN 3'b100
10	`define ERR 3'b101
11	`define UND 3'b110

State Name	Instruction
READ1	POP a number from stack.
READ2	POP a number from stack.
WRITE	Do operation and push result to
	stack, or just push a number to
	stack.
FIN	Get a new address (pc), and
	change to next state.
ERR	If it is an invalid operation (pop
	from empty stack or push to full
	stack), will be in ERR state. And
	if we need to restore number
	back to stack, then it turns to
	WRITE state.
UND	If it is an undefined instruction,
	then it turns to FIN state,
	waiting for next instruction.

Now we determine when to change states and change to which state. If it detects an error occurred, it will turn to corresponding state, ERR (Error operation) or UND (Undefined Operation).

```
always@(*) begin
case(state)

'INIT: next_state1 = (oper == `PUSH) ? `WRITE : (oper == `ADD || oper == `SUB || oper == `MUL) ? `READ1 : `UND;

'READ1: next_state1 = (empty == 1) ? `FER : 'WRITE;

'READ2: next_state1 = (empty == 1) ? `FER : 'WRITE;

'WRITE: next_state1 = 'FIN;

'FIN: next_state1 = (oper == 'PUSH) ? ((full == 0) ? `WRITE : `ERR) : ((oper == `ADD || oper == `SUB || oper == `MUL) ? `READ1 : `UND);

'ERR: next_state1 = (restore == 1) ? `WRITE : `FIN;

'UND: next_state1 = 'FIN;

default: next_state1 = 'INIT;
endcase

end
```


Also, we need some wires to do restore (if error occurred), error code, read data, write data, control operation, and signal from the Stack Memory determine whether it is full or empty. Here is a list for each instruction of wire.

wire	function
state	Transmit the current state, initial will be INIT.
рс	Transmit the address to get the instruction from input, initial will
	be 1023 , to get the total numbers of instructions.
len	Store the numbers of instructions.
data	Store the first data pop from SM_Mem.
data2	Store the second data pop from SM_Mem.
restore	If it is an invalid operation, and we have to roll back to original
	situation.
cnt	cnt is a signal to transmit whether the writing data is the result of
	operation, so that d_valid can raise up.
r_data	r_data is a data poping from SM_Mem.
w_data	w_data is a data pushing to SM_Mem.
full	A signal to transmit if SM_Mem is full.
empty	A signal to transmit if SM_Mem is empty.

In **SM_Mem**, we use num2, ..., num8 to store each number in stack memory. And using top indicate top element of stack.


Finally, if we instantiate SM_Mem in SM, we can push number to or do operation from stack memory.

3. Block Diagram



4. nWave Result

Without Error Detection



5. Report Area

6. Encountered Problems and Solving

- To start this lab, I am confusing how to determine the states I need. Can I directly use instruction as state? I think it is not easy do define and might be ambiguous in changing state. Hence, I define another 7 states, and it make me more easily in later work.
- If I assign value without using DFF, e.g. **counter**, the value will be wrong value.

7. Questions

• I use 8 DFFs to store numbers in Stack Memory, is there any other to design a stack machine?

8. Impression and Experience

Stack Machine is a simple idea, however, in implementation we have to consider many aspects. And this is our last Lab, after these labs and the course, I think that I have basic concept in Verilog! Thank TAs.