MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Click here for production status of specific part numbers.

MAX96789/MAX96791

GMSL2/1 Dual-Port DSI Serializers

General Description

The MAX96789/MAX96791 convert dual MIPI DSI, four-lane input port data to dual GMSL2/1 high-speed serial link protocol. They also send and receive side-channel and peripheral control data, enabling full-duplex, single-wire, transmission of video and bidirectional data over cables in excess of 15m in length.

Each GMSL2 link operates at a fixed rate of 3Gbps or 6Gbps in the forward direction and 187.5Mbps in reverse for a maximum total 12Gbps forward and 375Mbps reverse (in dual-link mode). Both GMSL2 links are backward compatible with Maxim's GMSL1 technology with forward-link rates from 500Mbps to 4.5Gbps and 1Mbps reverse.

The independent DSI ports may be configured in 1x4, 2x4 and 1x8 ganged mode lane configurations at 80Mbps to 2.5Gbps per lane. The devices include dual, independent, MIPI DSI receive peripheral controllers, DSI ECC and checksum error detection and flagging, and D-PHY lane polarity flip and reassignment. The dual independent DSI ports allow each port to accept different resolution and frame rate video streams. Additionally, each DSI port can accept both symmetric and asymmetric dual-view super-frames. The MAX96789/MAX96791 devices' video paths include four parallel video pipes allowing a total of four simultaneous and independent video streams.

The MAX96791 adds HDCP v1.4 encryption on the GMSL links, with on-chip secure key storage and a state machine for HDCP authentication and link monitoring.

The dual bidirectional audio channels support I²S stereo and up to 8 channels in TDM mode.

The GMSL2 concurrent control channel operates at 9.6kbps to 1Mbps in UART-to-UART and up to 1Mbps in I²C-to-I²C mode with clock stretching. Using the control channel, a microcontroller can program serializer, deserializer, and peripheral device registers from either end of the link at any time, independent of video timing. Two additional pass-through I²C/UART channels and a 50MHz SPI channel are provided for peripheral control.

Operation is specified over the automotive ambient temperature range of -40°C to +105°C. The devices are AEC-Q100 qualified and are available in a compact, 56-pin, 8mm x 8mm TQFN package with exposed pad.

Applications

- High-Resolution Navigation and Touch-Panel Displays
- Digital Instrument Clusters and Head-Up Displays
- Rear-Seat and Passenger Infotainment Displays

Benefits and Features

- Dual Independent MIPI DSI Input Ports
  - Dual DSI v1.3 Rx Controllers
  - Dual, Independent, Four-Lane D-PHY v1.2 PHY Interfaces
- Multiple GMSL2 Data Rates for System and Power Flexibility
  - 3Gbps or 6Gbps Forward Link Rates, 187.5Mbps Reverse
  - 12Gbps Forward, 375Mbps Reverse in Dual-Link Mode
- GMSL1 Backwards Compatible on Each GMSL Link
  - 500Mbps to 4.5Gbps Forward Link Rates, 1Mbps Reverse
- Ideal for High-Resolution Video Applications
  - Up to 3K (2880x1080/60Hz) Over a Single Link
  - Up to Dual 3K (5760x1080/60Hz) with Dual Link
- Symmetric/Asymmetric Dual-View Splitter Mode
- Uses Low-Cost 50Ω Coax or 100Ω STP Cables
- HDCP 1.4 Encryption on GMSL Links (MAX96791 only)
- Two Forward or Reverse I²S/TDM Audio Channels
- GMSL Line-Fault Monitor
- ASIL-Relevant Functional Safety Features
  - ASIL B Compliant GMSL2 Mode
  - 16-bit CRC Protection of Control-Channel Data (I²C, UART, SPI, GPIO, Audio)
  - Optional 32-Bit Video Line CRC
  - Retransmission of All Control-Channel Data (I²C, UART, SPI, GPIO, Audio) Upon Error Detection
  - Video Watermark Generation and Detection
- Continuous Link Margin Monitoring and Optimization
  - Continuous Adaptive Equalization Allows Coax Cable Longer than 15m with Multiple In-Line Connectors
  - Forward and Reverse Channel PRBS Generator and Checker for BER Testing of Serial I/O Links
  - Eye-Opening Monitor for Continuous Link Margin Diagnosis
- Concurrent Control Channel for Device Configuration and Communicating with Remote Peripherals
  - Main I²C/UART, Two Pass-Through I²C/UART, SPI, and Tunneled or Register-Programmable GPIO
  - Up To 20 Programmable GPIOs
  - Four Hardware-Programmable Device Addresses
  - Sleep Mode with Register State Retention


Maxim Confidential
Released to Customer
Provided to Customer Under NDA

19-100616; Rev 1; 8/19

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Ordering Information appears at end of datasheet.

Simplified Block Diagram



*Available only on the MAX96791.

Maxim Confidential
Release to China Dedicated FAE Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

TABLE OF CONTENTS

General Description . . . 1
Applications . . . 1
Benefits and Features . . . 1
Simplified Block Diagram . . . 2
Absolute Maximum Ratings . . . 10
Package Information . . . 10
56-Pin TQFN . . . 10
56-Pin TQFN-SW (Side-wettable) . . . 10
Electrical Characteristics . . . 10
Typical Operating Characteristics . . . 22
Pin Configuration . . . 23
Pin Descriptions . . . 23
Recommended Operating Conditions . . . 31
Recommended Operating Conditions . . . 31
External Component Requirements . . . 31
Configuration Tables . . . 32
Functional Diagrams . . . 34
Serial Output Parameters . . . 34
GMSL2 Lock Time . . . 35
GMSL2 Video Initialization Time . . . 35
GMSL2 Video Latency . . . 36
GMSL1 Link Startup Time . . . 36
GMSL1 Video Latency . . . 36
D-PHY LP Receiver Pulse . . . 37
D-PHY Data Clock Timing . . . 37
D-PHY Global OperationTiming (b) . . . 38
D-PHY Global Operation Timing (c) . . . 38
D-PHY Global Operation Timing (a) . . . 39
I²C Timing Parameters . . . 39
SPI Master Mode Timing Parameters . . . 40
SPI Slave Mode Timing Parameters . . . 40
I²S Master Mode Timing Parameters . . . 41
I²S Slave Mode Timing Parameters . . . 41
Detailed Description . . . 41
Introduction . . . 41
Product Overview . . . 41
Dual Independent DSI Input Ports . . . 42
DSI Controller Functions . . . 42

Maxim Confidential Release to DFM Under NDA
Provided to China Dedicated FAE Company Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

TABLE OF CONTENTS (CONTINUED)

ECC, Checksum and Low Level Protocol Errors . . . 42
Color Formats . . . 43
PCLK Generation . . . 43
MIPI Receive Clock Spread Tracking . . . 43
MIPI DSI Video Input Formats . . . 43
Dual-View Superframe Modules . . . 43
Single Video Stream Interface Format . . . 44
Dual-View Side-by-Side (Full) Video Input Format . . . 45
Dual-View Line Interleaved Video Input Format . . . 46
Dual-View Column (Pixel) Interleaved Video Input Format . . . 47
Asymmetric Dual-View Video Input Format . . . 48
1x8 Ganged Mode Video Input Format . . . 49
Video Pipeline . . . 49
Video Pipeline Configuration . . . 50
Dual-View Functions . . . 50
Symmetric Dual-View . . . 50
Asymmetric Dual-View . . . 50
Video Timing Generator . . . 51
RGB888 Video Pattern Generator . . . 51
Tx Crossbar . . . 51
HDCP1.4 . . . 51
Watermarking . . . 51
GMSL1 Mode . . . 51
I²S/TDM Audio . . . 51
I²S and TDM Audio Use Cases . . . 52
SOC1 Master, Single FWD Audio Channel . . . 52
SOC2/CODEC Master, Single REV Audio Channel . . . 52
Independent FWD & REV Audio Channels . . . 53
SOC1 Master, FWD + REV Audio or REV Only Audio Channel . . . 53
SOC2_CODEC Master, FWD + REV Audio or FWD Only Audio Channel . . . 54
SOC Master, Splitter Mode, Dual FWD Audio Channels . . . 54
CODEC Masters, SER Splitter Mode, Dual Independent REV Audio Channels . . . 55
Other Functions . . . 55
GMSL2 Protocol . . . 55
GMSL2 Bandwidth Sharing . . . 56
GMSL2 Bandwidth Calculations . . . 56
Control Channel and Side Channels . . . 57
Main I²C/UART . . . 57

Maxim Confidential Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

TABLE OF CONTENTS (CONTINUED)

Pass-Through I2C/UART . . . 57
SPI . . . 57
Control Channel Latencies . . . 58
General-Purpose Inputs and Outputs (GPIO) . . . 58
GMSL1 Backwards Compatibility . . . 59
GMSL2 Physical Layer . . . 60
Cabling Options . . . 60
Clocking . . . 61
GMSL Reference Clock . . . 61
Reference Clock Output . . . 61
Spread-Spectrum Clocking . . . 61
AEQ (Adaptive Equalization) . . . 61
Power-Up and Link Startup . . . 61
CFG[2:0] Pins . . . 62
Link Lock . . . 62
Device Reset . . . 62
Power Standby and Sleep Mode . . . 62
Multifunction Pin Assignments . . . 63
MFP I/O Properties . . . 65
MFP Pin Equivalent Circuits . . . 65
Link Integrity Functions . . . 66
Line Fault . . . 66
Error and Fault Condition Monitoring . . . 67
Eye-Opening Monitor . . . 67
Video Line CRC . . . 68
PRBS . . . 68
Video PRBS . . . 68
Audio PRBS . . . 68
Watermarking . . . 68
HDCP (High-Bandwidth Digital Content Protection) . . . 68
Overview . . . 68
Repeater Support . . . 69
Auto HDCP Operation . . . 69
Dual GMSL2 Links . . . 69
Power Supplies . . . 69
Thermal Management . . . 70
Applications Information . . . 71
Control Channel Programming . . . 71

Maxim Confidential Release to DFM Under NDA
Maxim Integrated Confidential Information Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

TABLE OF CONTENTS (CONTINUED)

Device Address . . . 71
Host-to-Peripheral Main I2C and Pass-Through I2C Communication . . . 71
Main I2C Host-to-GMSL2 Device Communication . . . 71
I2C Write Packet Format . . . 71
I2C Read Packet Format . . . 71
Main UART . . . 72
UART Base Mode . . . 72
UART Bypass Mode . . . 72
Switching Between UART Base and Bypass Modes . . . 72
UART Frame Format . . . 72
Synchronization Frame . . . 73
Acknowledge Frame . . . 73
Write Packet . . . 73
Read Packet . . . 74
Typical Application Circuits . . . 75
Typical Application Circuit . . . 75
Ordering Information . . . 76
Revision History . . . 77

Maxim Confidential Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

LIST OF FIGURES

Figure 1. Serial Output Parameters . . . 34
Figure 2. GMSL2 Lock Time . . . 35
Figure 3. GMSL2 Video Initialization Time . . . 35
Figure 4. GMSL2 Video Latency . . . 36
Figure 5. GMSL1 Link Startup Time . . . 36
Figure 6. GMSL1 Video Latency . . . 36
Figure 7. D-PHY LP Receiver Pulse . . . 37
Figure 8. D-PHY Data Clock Timing . . . 37
Figure 9. D-PHY Global Operation Timing (b) . . . 38
Figure 10. D-PHY Global Operation Timing (c) . . . 38
Figure 11. D-PHY Global Operation Timing (a) . . . 39
Figure 12. I²C Timing Parameters . . . 39
Figure 13. SPI Master Mode Timing Parameters . . . 40
Figure 14. SPI Slave Mode Timing Parameters . . . 40
Figure 15. I²S Master Mode Timing Parameters . . . 41
Figure 16. I²S Slave Mode Timing Parameters . . . 41
Figure 17. Single Video Stream DSI Interface Format . . . 44
Figure 18. Dual-View Side-by-Side (Full) Video Input Format . . . 45
Figure 19. Dual-View Line Interleaved Video Input Format . . . 46
Figure 20. Dual-View Column (Pixel) Interleaved Video Input Format . . . 47
Figure 21. Asymmetric Dual-View Video Input Format . . . 48
Figure 22. 1x8 Ganged Mode Video Input Format . . . 49
Figure 23. Video Pipe Architecture . . . 50
Figure 24. SOC1 Master, Single FWD Audio Channel . . . 52
Figure 25. SOC2/CODEC Master, Single REV Audio Channel . . . 52
Figure 26. Independent FWD + REV Audio Channels . . . 53
Figure 27. SOC1 Master, FWD + REV Audio or REV Only Audio Channel . . . 53
Figure 28. SOC2_CODEC Master, FWD + REV Audio or FWD Only Audio Channel . . . 54
Figure 29. SOC Master, Splitter Mode, Dual FWD Audio Channels . . . 54
Figure 30. CODEC Masters, SER Splitter Mode, Dual Independent REV Audio Channels . . . 55
Figure 31. Standard High Speed GPIO . . . 65
Figure 32. Standard I²C GPIO . . . 66
Figure 33. Typical GMSL2 Link Application Circuit for Coax Cable . . . 67
Figure 34. Typical GMSL2 Link Application Circuit for Twisted Pair . . . 67
Figure 35. I²C Write Packet Format . . . 71
Figure 36. I²C Read Packet Format . . . 71
Figure 37. GMSL2 UART Protocol for Base Mode . . . 72
Figure 38. UART Data Format for Base Mode . . . 73

Maxim Confidential
Release to EMC Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

LIST OF FIGURES (CONTINUED)

Figure 39. UART Synchronization Frame 73
Figure 40. UART Acknowledge Frame 73
Figure 41. UART Write Packet Format 74
Figure 42. UART Read Packet Format 74

Maxim Confidential Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

LIST OF TABLES

Table 1. Recommended Operating Conditions 31
Table 2. External Component Requirements 31
Table 3. CFG0 Mapped Configuration 32
Table 4. CFG1 Mapped Configuration 32
Table 5. CFG2 Mapped Configuration 33
Table 6. DSI Port Configuration Table 44
Table 7. I2S_SPEED [1:0] Setting 51
Table 8. Forward and Reverse Link Bandwidth Utilization 56
Table 9. SPI Latching Edge and Speed 57
Table 10. Typical Control Channel Latencies 58
Table 11. Typical GPIO Delays for Forward and Reverse Link Transmission 58
Table 12. Feature Availability in GMSL1 Mode 59
Table 13. MFP Pin Function Map 63
Table 14. Control- and Side-Channel Typical Rise and Fall Times 64
Table 15. MFP Pin I/O Properties 65

Maxim Confidential Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Absolute Maximum Ratings

(All voltages with respect to ground.) .....
V_{DDIO} ..... -0.3V to +3.9V
V_{DD18} ..... -0.3V to +2.0V
V_{DD} ..... -0.3V to +2.0V
CAP_VDD ..... -0.3V to +1.2V
SIO_ (Active State) (Note 1)..... (V_{DD18} - 1.1V) to V_{DD18}
SIO_ (Inactive State) (Note 1) ..... -0.3V to +1.1V
DA/B_, CKA/B_ ..... -0.3V to +1.35V
XRES, X2 ..... -0.3V to (V_{DD18} + 0.3V)
All Other Pins (Note 2) ..... -0.3V to (V_{DDIO} + 0.3V)
Continuous Power Dissipation (T_A = +70ºC) TQFN (Multilayer board, derate 40mW/ºC above +70ºC) 2200mW
Storage Temperature Range ..... -40°C to +150°C
Soldering Temperature (reflow) ..... +260°C

Note 1: Active state means the device is powered up and not in sleep or power-down mode. Inactive means the device is not powered up, or is powered up in sleep or power-down mode.

Note 2: Specified maximum voltage or 3.9V, whichever is lower.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

56-Pin TQFN

Package Code	T5688+6
Outline Number	21-0135
Land Pattern Number	90-100041
Thermal Resistance, Four-Layer Board:	
Junction to Ambient (θ_{JA})	25°C/W
Junction to Case (θ_{JC})	1°C/W

56-Pin TQFN-SW (Side-wettable)

Package Code	T5688Y+6
Outline Number	21-100046
Land Pattern Number	90-100048
Thermal Resistance, Four-Layer Board:	
Junction to Ambient (θ_{JA})	25°C/W
Junction to Case (θ_{JC})	1°C/W

For the latest package outline information and land patterns (footprints), go to *www.maximintegrated.com/packages*. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to *www.maximintegrated.com/thermal-tutorial*.

Electrical Characteristics

(V_{DD18} = 1.7V to 1.9V, V_{DD} = 0.95V to 1.05V or 1.14V to 1.26V, V_{DDIO} = 1.7V to 1.9V or 3.0V to 3.6V, T_A = -40°C to +105°C, EP connected to PCB ground, typical values are at V_{DD18} = V_{DDIO} = 1.8V, V_{DD} = 1.0V, T_A = 25°C, unless otherwise noted.) (Note 3))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ELECTRICAL CHARACTERISTICS / GMSL2 FORWARD CHANNEL SERIAL OUTPUTS (SIO_)—SEE Figure 1						
Output Voltage Swing (Single-Ended)	V_O	R_L = 100Ω ±1%, (V_{OH}-V_{OL}) for both outputs	300	400	500	mV
Output Voltage Swing (Differential)	V_{ODT}	R_L = 100Ω ±1%, peak-to-peak differential voltage	600	800	1000	mVp-p

Maxim Confidential Release to DFM Under NDA
Maxim Confidential Released to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Electrical Characteristics (continued)

(V_{DD18} = 1.7V to 1.9V, V_{DD} = 0.95V to 1.05V or 1.14V to 1.26V, V_{DDIO} = 1.7V to 1.9V or 3.0V to 3.6V, T_A = -40°C to +105°C, EP connected to PCB ground, typical values are at V_{DD18} = V_{DDIO} = 1.8V, V_{DD} = 1.0V, T_A = 25°C, unless otherwise noted.) (Note 3))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Change in V_{OD} Between Complementary Output States	ΔV_{OD}	R_L = 100Ω ±1%, $\lvert V_{OD(H)} - V_{OD(L)} \rvert$			25	mV
Differential Output Offset Voltage	V_{OS}	R_L = 100Ω ±1%, offset voltage in each output state	V_{DD18} - 0.65	V_{DD18} - 0.45	V_{DD18} - 0.25	V
Change in V_{OS} Between Complementary Output States	ΔV_{OS}	R_L = 100Ω ±1%, $\lvert V_{OS(H)} - V_{OS(L)} \rvert$			25	mV
Termination Resistance (Internal)	R_T	Any pin to V_{DD18}	50	55	60	Ω
DC ELECTRICAL CHARACTERISTICS / GMSL1 FORWARD CHANNEL SERIAL OUTPUTS (SIO_)—SEE Figure 1						
Output Voltage Swing (Single-Ended)	V_O	R_L = 100Ω ±1%, coax mode	375	500	625	mV
Output Voltage Swing (Differential)	V_{ODT}	R_L = 100Ω ±1%, STP mode	600	800	1000	mVp-p
Output Offset Voltage (Single-Ended)	V_{OS}	R_L = 100Ω ±1%, Coax mode	V_{DD18} - 0.75	V_{DD18} - 0.55	V_{DD18} - 0.35	V
Differential Output Offset Voltage	V_{OS}	R_L = 100Ω ±1%, STP mode	V_{DD18} - 0.65	V_{DD18} - 0.45	V_{DD18} - 0.25	V
Change in V_{OD} Between Complimentary Output States	ΔV_{OD}	R_L = 100Ω ±1%, $\lvert V_{OD(H)} - V_{OD(L)} \rvert$, STP Mode			±25	mV
Change in V_{OS} Between Complimentary Output States	ΔV_{OS}	R_L = 100Ω ±1%, $\lvert V_{OS(H)} - V_{OS(L)} \rvert$, STP mode			25	mV
Termination Resistance (Internal)	R_T	Any pin to V_{DD18}	50	55	60	Ω
DC ELECTRICAL CHARACTERISTICS / GMSL1 REVERSE CONTROL CHANNEL RECEIVER (SIO_)						
High Switching Threshold	V_{CHR}	HIM disabled			27	mV
		HIM enabled			40	
Low Switching Threshold	V_{CLR}	HIM disabled	-27			mV
		HIM enabled	-40			
DC ELECTRICAL CHARACTERISTICS / D-PHY HS RECEIVER						
Common-Mode Voltage HS Receive Mode	$V_{CMRX(DC)}$		70		330	mV
Differential Input High Threshold	V_{IDTH}				40	mV
Differential Input Low Threshold	V_{IDTL}		-40			mV
Differential Input Impedance	Z_{ID}	(Note 4)	80	100	125	Ω

Maxim Confidential! Release to Device Under NDA
Maxim Integrated Confidential Only Provided to Client Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Electrical Characteristics (continued)

(V_{DD18} = 1.7V to 1.9V, V_{DD} = 0.95V to 1.05V or 1.14V to 1.26V, V_{DDIO} = 1.7V to 1.9V or 3.0V to 3.6V, T_A = -40°C to +105°C, EP connected to PCB ground, typical values are at V_{DD18} = V_{DDIO} = 1.8V, V_{DD} = 1.0V, T_A = 25°C, unless otherwise noted.) (Note 3))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Single-Ended Input High Voltage	V_{IHHS}	(Note 4)			460	mV
Single-Ended Input Low Voltage	V_{ILHS}	(Note 4)	-40			mV
Single-Ended Threshold for HS Termination Enable	$V_{TERM-EN}$	(Note 4)			450	mV
DC ELECTRICAL CHARACTERISTICS / D-PHY LP RECEIVER						
High-Level Input Voltage	V_{IH}		740			mV
Low-Level Input Voltage	V_{IL}				550	mV
Input Hysteresis	V_{HYST}	(Note 4)	25			mV
Pin Leakage Current	I_{LEAK}	-0.05V to 1.35V	-10		10	µA
DC ELECTRICAL CHARACTERISTICS / I/O PINS						
High-Level Input Voltage	V_{IH}		0.7 x V_{DDIO}			V
Low-Level Input Voltage	V_{IL}				0.3 x V_{DDIO}	V
High-Level Output Voltage	V_{OH}	I_{OH} = -4mA	V_{DDIO} - 0.4			V
Low-Level Output Voltage	V_{OL}	I_{OL} = 4mA			0.4	V
Input Current	I_{IN}	All pullup/pulldown devices disabled. V_{IN} = 0V to V_{DDIO}			1	µA
Input Capacitance	C_{IN}			3		pF
Internal Pullup/Pulldown Resistance	R_{IN}	40kΩ enabled		40		kΩ
		1MΩ enabled		1		MΩ
DC ELECTRICAL CHARACTERISTICS / OPEN-DRAIN PINS						
High-Level Input Voltage	V_{IH}		0.7 x V_{DDIO}			V
Low-Level Input Voltage	V_{IL}				0.3 x V_{DDIO}	V
Low-Level Open-Drain Output Voltage	V_{OL}	I_{OL} = 4mA			0.4	V
Input Current	I_{IN}	All pullup/pulldown devices disabled. V_{IN} = 0V to V_{DDIO}			1	µA
Input Capacitance	C_{IN}			3		pF
Internal Pullup Resistance	R_{PU}	40kΩ enabled		40		kΩ
		1MΩ enabled		1		MΩ
DC ELECTRICAL CHARACTERISTICS / PWDNB INPUT						
High-Level Input Voltage	V_{IH}		0.7 x V_{DDIO}			V

Maxim Confidential Released to DFM Under NDA
Maxim Confidential Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Electrical Characteristics (continued)

(V_{DD18} = 1.7V to 1.9V, V_{DD} = 0.95V to 1.05V or 1.14V to 1.26V, V_{DDIO} = 1.7V to 1.9V or 3.0V to 3.6V, T_A = -40°C to +105°C, EP connected to PCB ground, typical values are at V_{DD18} = V_{DDIO} = 1.8V, V_{DD} = 1.0V, T_A = 25°C, unless otherwise noted.) (Note 3))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Low-Level Input Voltage	V_{IL}				0.3 x V_{DDIO}	V
Input Current	I_{IN}	V_{IN} = 0V to V_{DDIO}			6	µA
Input Capacitance	C_{IN}			3		pF
Internal Pulldown Resistance	R_{PD}			1		MΩ
DC ELECTRICAL CHARACTERISTICS / PUSH-PULL OUTPUTS						
High-Level Output Voltage	V_{OH}	I_{OH} = -4mA	V_{DDIO} - 0.4			V
Low-Level Output Voltage	V_{OL}	I_{OL} = 4mA			0.4	V
DC ELECTRICAL CHARACTERISTICS / LINE-FAULT DETECTION INPUTS (LMN_)						
Open Pin Voltage	V_{O0}	LMN0 or LMN2		1.25		V
	V_{O1}	LMN1 or LMN3		0.75		
DC ELECTRICAL CHARACTERISTICS / REFERENCE CLOCK INPUT (CRYSTAL) (X1/OSC, X2)						
X1 Input Capacitance	C_{IN_X1}			3		pF
X2 Input Capacitance	C_{IN_X2}			1		pF
Internal X2 Limit Resistor	R_{LIM}			1.2		kΩ
Internal Feedback Resistor	R_{FB}			10		kΩ
Transconductance	g_m			28		mA/V
DC ELECTRICAL CHARACTERISTICS / REFERENCE CLOCK INPUT (EXTERNAL INPUT ON X1/OSC, X2 UNCONNECTED)						
High-Level Input Voltage	V_{IH}		0.9			V
Low-Level Input Voltage	V_{IL}				0.4	V
Input Impedance	R_{IN}			10		kΩ
X1 Input Capacitance	C_{IN_X1}			3		pF

Maxim Integrated Confidential Release to DEMO Under NDA
Maxim Integrated Confidential Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Electrical Characteristics (continued)

(V_{DD18} = 1.7V to 1.9V, V_{DD} = 0.95V to 1.05V or 1.14V to 1.26V, V_{DDIO} = 1.7V to 1.9V or 3.0V to 3.6V, T_A = -40°C to +105°C, EP connected to PCB ground, typical values are at V_{DD18} = V_{DDIO} = 1.8V, V_{DD} = 1.0V, T_A = 25°C, unless otherwise noted.) (Note 3))

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DC ELECTRICAL CHARACTERISTICS / POWER SUPPLY (GMSL2 MODE)							
Supply Current	I_{DD}	Single 6Gbps link, 1x 4-lane DSI input, 1188Mbps per lane, CTA VIC 90, Color Bar Pattern, 60 fps, 198MHz pixel clock, RGB888, HDCP enabled (96791 Only)	V_{DD18}		95	125	mA
			V_{DD}, on-chip regulator disabled		140	350	
			V_{DD}, on-chip regulator enabled		135	335	
		Two 6Gbps links, Dual Independent 4-lane DSI inputs, 1188Mbps per lane, CTA VIC 90 per DSI port, Color Bar Pattern, 60 fps, 198MHz pixel clock, RGB888, HDCP enabled (96791 Only)	V_{DD18}		160	200	
			V_{DD}, on-chip regulator disabled		215	535	
			V_{DD}, on-chip regulator enabled		210	525	
Maximum V_{DDIO} Supply Current	I_{DDIO}	Per toggling GPIO, C_L = 20pF	V_{DDIO} at 1.9V		44		µA/MHz
			V_{DDIO} at 3.6V		81		
DC ELECTRICAL CHARACTERISTICS / POWER SUPPLY (GMSL1 MODE)							
Supply Current	I_{DD}	Single 2.97Gbps GMSL1 link, HIBW mode, 1x 4-lane DSI input, 594Mbps per lane, CTA VIC 83, color bar pattern, 60 fps, 99MHz pixel clock, RGB888, HDCP enabled (96791 only)	V_{DD18}		60	75	mA
			V_{DD}, on-chip regulator disabled		65	235	
			V_{DD}, on-chip regulator enabled		60	225	
		Dual 2.97Gbps GMSL1 links, HIBW mode, 2x 4-lane DSI input, 594Mbps per lane, CTA VIC 83 per DSI Port, color bar pattern, 60 fps, 99MHz pixel clock, RGB888, HDCP enabled (96791 only)	V_{DD18}		110	140	
			V_{DD}, on-chip regulator disabled		110	275	
			V_{DD}, on-chip regulator enabled		105	270	

Maxim Confidential Release to Device Under NDA
Maxim Integrated Confidential Provided to China Device Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Electrical Characteristics (continued)

(V_{DD18} = 1.7V to 1.9V, V_{DD} = 0.95V to 1.05V or 1.14V to 1.26V, V_{DDIO} = 1.7V to 1.9V or 3.0V to 3.6V, T_A = -40°C to +105°C, EP connected to PCB ground, typical values are at V_{DD18} = V_{DDIO} = 1.8V, V_{DD} = 1.0V, T_A = 25°C, unless otherwise noted.) (Note 3))

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Maximum V_{DDIO} Supply Current	I_{DDIO}	Per toggling GPIO, C_L = 20pF	V_{DDIO} at 1.9V		44		µA/MHz
			V_{DDIO} at 3.6V		81		
DC ELECTRICAL CHARACTERISTICS / POWER-DOWN CURRENTS							
Maximum Power-Down Current	I_{DD}	V_{DDIO} at 3.6V	T_A = +25ºC		4.5		µA
			T_A = +105ºC		5		
		V_{DD18} at 1.9V	T_A = +25ºC		1.3		
			T_A = +105ºC		6		
		V_{DD} at 1.26V	T_A = +25ºC		<1		
			T_A = +105ºC		<1		
DC ELECTRICAL CHARACTERISTICS / SLEEP CURRENTS							
Maximum Sleep Current	I_{DD}	V_{DDIO} at 3.6V	T_A = +25ºC		6		µA
			T_A = +105ºC		6.5		
		V_{DD18} at 1.9V	T_A = +25ºC		16.5		
			T_A = +105ºC		22		
		V_{DD} at 1.26V	T_A = +25ºC		< 1		
			T_A = +105ºC		< 1		
AC ELECTRICAL CHARACTERISTICS / FORWARD CHANNEL SWITCHING CHARACTERISTICS							
Serial Output Rise Time	t_R	20% to 80%, V_O = 400mV, R_L = 100Ω ±1%			50		ps
Serial Output Fall Time	t_F	80% to 20%, V_O = 400mV, R_L = 100Ω ±1%			50		ps
Total Serial Output Jitter	t_{TSOJ}	PRBS7, single-ended or differential output			0.15		UI (p-p)
Deterministic Serial Output Jitter	t_{DSOJ}	PRBS7, single-ended or differential output			0.10		UI (p-p)
Lock Time	t_{LOCK}	From power-up, one-shot reset, or rising edge of PWDNB to rising edge of LOCK Figure 2			20		ms
Maximum Video Initialization Time	$t_{VIDEOSTART}$	Time from video applied to input to when the first video packet appears at GMSL2 outputs, assuming link is already established Figure 3	Single-link mode		1.35 + 20,000 x t_{PCLK}		ms
			Dual-view splitter mode		1.35 + 30,000 x t_{PCLK}		
Maximum Video Latency	t_{VL}	Time from D-PHY input to SIO_ output in GMSL2 packet Figure 4	Single-link mode		125 x t_{PCLK}		s
			Dual-view splitter mode		4120 x t_{PCLK}		
PWDNB Hold Time	t_{HOLD_PWDNB}	The minimum duration PWDNB must be held LOW to reset the chip.			1		µs

Maxim Integrated Confidential Released to China Dedicated FAE, Under NDA
Maxim Integrated Confidential Provided to China Dedicated FAE, Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Electrical Characteristics (continued)

(V_{DD18} = 1.7V to 1.9V, V_{DD} = 0.95V to 1.05V or 1.14V to 1.26V, V_{DDIO} = 1.7V to 1.9V or 3.0V to 3.6V, T_A = -40°C to +105°C, EP connected to PCB ground, typical values are at V_{DD18} = V_{DDIO} = 1.8V, V_{DD} = 1.0V, T_A = 25°C, unless otherwise noted.) (Note 3))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
AC ELECTRICAL CHARACTERISTICS / GMSL1 FORWARD CHANNEL SERIAL OUTPUTS (SIO_)						
Serial Output RiseTime	t_R	20% to 80%, R_L = 100Ω ±1%		50		ps
Serial Ouput Fall Time	t_F	80% to 20%, R_L = 100Ω ±1%		50		ps
Total Serial Output Jitter	t_{TSOJ1}	PRBS7, single-ended or differential output		0.25		UI
Deterministic Serial Output Jitter	t_{DSOJ2}	PRBS7, single-ended or differential output		0.15		UI
Maximum Link Startup Time		See Figure 5		1		ms
Maximum Video Latency		Time from high-speed signal received at input until it appears on GMSL1 output during active video. See Figure 6		100		t_{PCLK}
AC ELECTRICAL CHARACTERISTICS / D-PHY HS RECEIVER (Note 4)						
Common-Mode Interference Beyond 450MHz	$\Delta V_{CMRX(HF)}$	(Note 5), Data rate > 1.5Gbps			50	mV
Common-Mode Interference 50MHz - 450MHz	$\Delta V_{CMRX(LF)}$	(Note 6, Note 7), Data rate > 1.5Gbps	-25		25	mV
Differential-Mode Reflection Coefficient	Sdd_{RX}	f < 20MHz, (Note 8)		22.5		dB
		f = 1.25GHz, (Note 8)		-10		
		f = 1.875GHz, (Note 8)		-7.5		
Common-Mode Reflection Coefficient	Scc_{RX}	450MHz < f < 1.875GHz, (Note 8)		-5		dB
AC ELECTRICAL CHARACTERISTICS / D-PHY LP RECEIVER - See Figure 7 (Note 4)						
Input Pulse Rejection	e_{SPIKE}				300	V-ps
Minimum Pulse Width Response	t_{MIN-RX}		20			ns
Peak Interference Amplitude	V_{INT}				200	mV
Interference Frequency	f_{INT}		450			MHz
AC ELECTRICAL CHARACTERISTICS / D-PHY DATA-CLOCK TIMING See Figure 8 (Note 4)						
UI Instantaneous	UI_{INST}		0.4		12.5	ns
UI Variation	ΔUI	UI ≥ 1ns, within a single burst	-10%		10%	UI
		0.667ns < UI < 1ns, within a single burst	-5%		5%	
Data to Clock Setup Time	$t_{SETUP(RX)}$	0.08Gbps to 1.0Gbps	0.15			UI_{INST}
		>1.0Gbps to 1.5Gbps	0.20			
Data to Clock Hold Time	$t_{HOLD(RX)}$	0.08Gbps to 1.0Gbps	0.15			UI_{INST}
		>1.0Gbps to 1.5Gbps	0.20			
Static Data to Clock Skew (RX)	$t_{SKEW(RX)}$ Static	>1.5Gbps	-0.20		0.20	UI_{INST}

Maxim Confidential
Released to China Dedicated FAE Under NDA
Maxim Released to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Electrical Characteristics (continued)

(V_{DD18} = 1.7V to 1.9V, V_{DD} = 0.95V to 1.05V or 1.14V to 1.26V, V_{DDIO} = 1.7V to 1.9V or 3.0V to 3.6V, T_A = -40°C to +105°C, EP connected to PCB ground, typical values are at V_{DD18} = V_{DDIO} = 1.8V, V_{DD} = 1.0V, T_A = 25°C, unless otherwise noted.) (Note 3))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Dynamic Data to Clock Skew Window RX Tolerance	$t_{SETUP(RX)}$ + $t_{HOLD(RX)}$ Dynamic	>1.5Gbps	0.50			UI_{INST}
AC ELECTRICAL CHARACTERISTICS / D-PHY GLOBAL OPERATION TIMING (Note 4)						
Time Interval during which the HS Receiver Ignores any Clock Lane HS Transitions, Starting from the Beginning of $t_{CLK_PREPARE}$	t_{CLK_SETTLE}	See Figure 9	95		300	ns
Time for the Clock Lane Receiver to Enable the HS Line Termination, Starting from the Time Point when CKn Crosses $V_{IL,MAX}$	$t_{CLK-TERM-EN}$	See Figure 10	Time for CKn to reach $V_{TERM-EN}$		38	ns
Time for the Data Lane Receiver to Enable the HS Line Termination, Starting from the Time Point when Dn Crosses $V_{IL,MAX}$	$t_{D-TERM-EN}$	See Figure 11	Time for Dn to reach $V_{TERM-EN}$		35ns + 4x UI_{INST}	ns
Time Interval during which the HS Receiver Ignores any Data Lane HS Transitions, Starting from the Beginning of $t_{HS-PREPARE}$.	t_{HS_SETTLE}	See Figure 11	85ns + 6 x UI_{INST}		145ns + 10 x UI_{INST}	ns
AC ELECTRICAL CHARACTERISTICS / I²C/UART PORT TIMING						
Output Fall Time	t_F	70% to 30%, C_L = 20pF to 100pF, 1kΩ pullup to V_{DDIO} (Note 4)	20 x V_{DDIO}/5.5V		150	ns
I²C/UART Wake Time		From power-up, or rising edge of PWDNB to local register access. For remote register access, I²C/UART Wake Time is the same as Lock Time (t_{LOCK}).		3		ms
AC ELECTRICAL CHARACTERISTICS / I²C TIMING - See Figure 12						
SCL Clock Frequency	f_{SCL}	Low f_{SCL} range: (I²C MST_BT = 010, I²C SLV_SH = 10)	9.6		100	kHz
		Mid f_{SCL} range: (I²C MST_BT = 101, I²C SLV_SH = 01)	100		400	
		High f_{SCL} range: (I²C MST_BT = 111, I²C SLV_SH = 00)	400		1000	
Start Condition Hold Time	$t_{HD:STA}$	f_{SCL} range, low	4			µs
		f_{SCL} range, mid	0.6			
		f_{SCL} range, high	0.26			

Maxim Confidential Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Electrical Characteristics (continued)

(V_{DD18} = 1.7V to 1.9V, V_{DD} = 0.95V to 1.05V or 1.14V to 1.26V, V_{DDIO} = 1.7V to 1.9V or 3.0V to 3.6V, T_A = -40°C to +105°C, EP connected to PCB ground, typical values are at V_{DD18} = V_{DDIO} = 1.8V, V_{DD} = 1.0V, T_A = 25°C, unless otherwise noted.) (Note 3))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Low Period of SCL Clock	t_{LOW}	f_{SCL} range, low	4.7			µs
		f_{SCL} range, mid	1.3			
		f_{SCL} range, high	0.5			
High Period of SCL Clock	t_{HIGH}	f_{SCL} range, low	4			µs
		f_{SCL} range, mid	0.6			
		f_{SCL} range, high	0.26			
Repeated Start Condition Setup Time	$t_{SU:STA}$	f_{SCL} range, low	4.7			µs
		f_{SCL} range, mid	0.6			
		f_{SCL} range, high	0.26			
Data Hold Time	$t_{HD:DAT}$	f_{SCL} range, low	0			ns
		f_{SCL} range, mid	0			
		f_{SCL} range, high	0			
Data Setup Time	$t_{SU:DAT}$	f_{SCL} range, low	250			ns
		f_{SCL} range, mid	100			
		f_{SCL} range, high	50			
Setup Time for Stop Condition	$t_{SU:STO}$	f_{SCL} range, low	4			µs
		f_{SCL} range, mid	0.6			
		f_{SCL} range, high	0.26			
Bus Free Time	t_{BUF}	f_{SCL} range, low	4.7			µs
		f_{SCL} range, mid	1.3			
		f_{SCL} range, high	0.5			
Data Valid Time	$t_{VD:DAT}$	f_{SCL} range, low			3.45	µs
		f_{SCL} range, mid			0.9	
		f_{SCL} range, high			0.45	
Data Valid Acknowledge Time	$t_{VD:ACK}$	f_{SCL} range, low			3.45	µs
		f_{SCL} range, mid			0.9	
		f_{SCL} range, high			0.45	
Pulse Width of Spikes Suppressed	t_{SP}	f_{SCL} range, low			50	ns
		f_{SCL} range, mid			50	
		f_{SCL} range, high			50	
Capacitive Load On Each Bus Line	C_B	(Note 4)			100	pF
AC ELECTRICAL CHARACTERISTICS / SPI MASTER - See Figure 13 (Note 9)						
Operating Frequency	f_{MCK}	(Note 4)	0.588		50	MHz
SCLK Period	t_{MCK}			$1/f_{MCK}$		ns
SCLK Output Pulse-Width High/Low	t_{MCH}, t_{MCL}	C_L = 5pF, (Note 4)	$t_{MCK}/2$ - 3.4	$t_{MCK}/2$		ns

Maxim Confidential Released to DFM Under NDA
Maxim Confidential Released only to China Dedicated FAE Under NDA
Printed to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Electrical Characteristics (continued)

(V_{DD18} = 1.7V to 1.9V, V_{DD} = 0.95V to 1.05V or 1.14V to 1.26V, V_{DDIO} = 1.7V to 1.9V or 3.0V to 3.6V, T_A = -40°C to +105°C, EP connected to PCB ground, typical values are at V_{DD18} = V_{DDIO} = 1.8V, V_{DD} = 1.0V, T_A = 25°C, unless otherwise noted.) (Note 3))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MOSI Data Output Delay	t_{MOD}	After SCLK falling edge (Note 4)	-2.3		2.3	ns
MISO Input Setup Time	t_{MIS}	Before programmed sampling edge, (Note 4)	13.5			ns
MISO Input Hold Time	t_{MIH}	After programmed sampling edge, (Note 4)	-2			ns
AC ELECTRICAL CHARACTERISTICS / SPI SLAVE - See Figure 14 (Note 9)						
Operating Frequency	f_{SCK}	(Note 4)			50	MHz
SCLK Period	t_{SCK}			$1/f_{SCK}$		ns
MISO Data Output Delay	t_{SOD}	After SCLK falling edge (Note 4)	2.0		11.3	ns
MOSI Input Setup Time	t_{SIS}	Before SCLK rising edge, (Note 4)	5			ns
MOSI Input Hold Time	t_{SIH}	After SCLK rising edge, (Note 4)	3			ns
AC ELECTRICAL CHARACTERISTICS / I²S/TDM MASTER TIMING (Note 4, Note 10) - See Figure 15						
WS Frequency	f_{WS}	C_L = 5pF	8		192	kHz
Sample Word Length	n_{WS}	C_L = 5pF	8		32	Bits
SCK Frequency	f_{SCK}	$f_{SCK} = f_{WS} \times n_{WS} \times (2 \text{ or } 8)$	0.512		49.152	MHz
SCK Clock High Time	t_{HC}	$V_{SCK} \geq V_{IH}$, $t_{SCK} = 1/f_{SCK}$, C_L = 5pF	0.35 x t_{SCK}			ns
SCK Clock Low Time	t_{LC}	$V_{SCK} \leq V_{IL}$, $t_{SCK} = 1/f_{SCK}$, C_L = 5pF	0.35 x t_{SCK}			ns
SD, WS Valid Time Before SCK	t_{MAVS}	$t_{SCK} = 1/f_{SCK}$, C_L = 5pF	0.2 x t_{SCK}	0.5 x t_{SCK}		ns
SD, WS Valid Time After SCK	t_{MAVH}	$t_{SCK} = 1/f_{SCK}$, C_L = 5pF	0.2 x t_{SCK}	0.5 x t_{SCK}		ns
AC ELECTRICAL CHARACTERISTICS / I²S/TDM SLAVE TIMING (Note 4) - See Figure 16						
WS Frequency	f_{WS}		8		192	kHz
Sample Word Length	n_{WS}		8		32	Bits
SCK Frequency	f_{SCK}	$f_{SCK} = f_{WS} \times n_{WS} \times (2 \text{ or } 8)$	0.512		49.152	MHz
SD, WS Setup Time	t_{SAS}		4			ns
SD, WS Hold Time	t_{SAH}		4			ns
AC ELECTRICAL CHARACTERISTICS / REFERENCE CLOCK INPUT REQUIREMENTS (CRYSTAL)(X1/OSC, X2) (Note 4)						
Frequency	f_{XTAL}			25		MHz
Frequency Stability + Frequency Tolerance	f_{TN}				±200	ppm
AC ELECTRICAL CHARACTERISTICS / REFERENCE CLOCK REQUIREMENTS (EXTERNAL CLOCK INPUT ON X1/OSC, X2 UNCONNECTED) (Note 4)						
Frequency	f_{REF}			25		MHz
Frequency Stability + Frequency Tolerance	f_{TN}				±200	ppm

Maxim Confidential Released to Broadcom Under NDA
Provided to Qualcomm Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Electrical Characteristics (continued)

(V_{DD18} = 1.7V to 1.9V, V_{DD} = 0.95V to 1.05V or 1.14V to 1.26V, V_{DDIO} = 1.7V to 1.9V or 3.0V to 3.6V, T_A = -40°C to +105°C, EP connected to PCB ground, typical values are at V_{DD18} = V_{DDIO} = 1.8V, V_{DD} = 1.0V, T_A = 25°C, unless otherwise noted.) (Note 3))

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Input Jitter		6Gbps/187.5Mbps, sinusoidal jitter < 1MHz (falling edge), downstream deserializer using crystal reference.				600	ps p-p
Input Duty Cycle	t_{DUTY}			40		60	%
Input Fall Time	t_F	80% to 20%				4	ns
AC ELECTRICAL CHARACTERISTICS / REFERENCE CLOCK OUTPUT (RCLKOUT)							
Frequency	f_{REFOUT}	Crystal or reference clock input	f_{REF} / 1		25		MHz
			f_{REF} / 2		12.5		
			f_{REF} / 4		6.25		
Rise Time	t_R	20% to 80%, C_L = 10pF, 25MHz divided by 1, 2, or 4, (Note 4, Note 11)				4	ns
Fall Time	t_F	80% to 20%, C_L = 10pF, 25MHz divided by 1, 2, or 4,(Note 4, Note 11)				4	ns
Jitter	t_J	C_L = 10pF, rising or falling edge, f_{REFOUT} = 12.5MHz			260		$ps_{(P-P)}$
ESD PROTECTION							
SIO__	V_{ESD}	Human Body Model (HBM), R_D = 1.5kΩ, C_S = 100pF			±8		kV
		ISO10605, R_D = 330Ω, C_S = 150pF, contact discharge, coax configuration			±6		
		ISO10605, R_D = 330Ω, C_S = 150pF, contact discharge, STP configuration			±4		
		ISO10605, R_D = 330Ω, C_S = 150pF, air discharge			±8		
		AEC-Q100-011 Rev-C1, Charged Device Model (CDM)			750		V
All Other Pins	V_{ESD}	Human Body Model (HBM), R_D = 1.5kΩ, C_S = 100pF			±4		kV
		AEC-Q100-011 Rev-C1, Charged Device Model (CDM)			750		V

Note 3: Limits are 100% tested at T_A = +105°C unless otherwise noted. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.

Note 4: Not production tested. Guaranteed by design.

Note 5: $\Delta V_{CRMX(HF)}$ is the peak amplitude of a sine wave superimposed on the receiver inputs.

Note 6: Excluding 'static' ground shift of 50mV.

Note 7: Voltage difference compared to the DC average common-mode potential.

Note 8: Differential-mode and common-mode reflection coefficient are compliant with MIPI D-PHY V1.2 requirements over all specified operating frequencies.

Note 9: Measured at 50MHz. For V_{DDIO} = 1.7V–2.24V, SPI_SPEED[1:0] = 00 and for V_{DDIO} = 2.25V–3.6V, SPI_SPEED[1:0] = 01.

Note 10: Measured at 50MHz. For V_{DDIO} = 1.7V–2.24V, I2S_SPEED[1:0] = 00 and for V_{DDIO} = 2.25V–3.6V, I2S_SPEED[1:0] = 01.

Maxim Confidential! Released for MFG Under NDA
Maxim Integrated Confidential/Distribute Only Under NDA
Provided to China Applications AE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Note 11: MFP pin speed configured based on V_{DDIO}:
TTS = 01 for V_{DDIO} < 3V
TTS = 10 for V_{DDIO} ≥ 3V
See Table 14 for details regarding output speed programming.

Maxim Confidential Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA


MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Typical Operating Characteristics

(

V_{DD18} = V_{DDIO} = 1.8V, V_{DD} = 1.0V, T_A = +25C, unless otherwise noted; 6G/187M MIN = 6Gbps FWD, 187Mbps REV, 1 GPIO (100kHz); 3G/187M MIN = 3Gbps FWD, 187Mbps REV, 1 GPIO (100kHz); V_{DDIO} vs. GPIO FREQUENCY = 10 simultaneously toggling GPO


)



Maxim Confidential Release to Public Under NDA
Maxim Integrated Confidential Copy Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Pin Configuration



Pin Descriptions

PIN	NAME	FUNCTION MODE		FUNCTION
		GMSL2	GMSL1	
GMSL2/GMSL1 SERIAL LINK				
7	SIOBN	SIOBN	SIOBN	GMSL2/1 Link-B Inverted Twisted-Pair Serial-Data output. State of CFG1 on power-up determines configuration.
8	SIOBP	SIOBP	SIOBP	GMSL2/1 Link-B Non-Inverted Coax/Twisted-Pair Serial-Data output. State of CFG1 on power-up determines configuration.
20	SIOAP	SIOAP	SIOAP	GMSL2/1 Link-A Non-inverted Coax/Twisted-Pair Serial-Data output. State of CFG1 on power-up determines configuration.
21	SIOAN	SIOAN	SIOAN	GMSL2/1 Link-A Inverted Twisted-Pair Serial-Data output. State of CFG1 on power-up determines configuration.
DSI INTERFACE				
33	DA2P	DA2P	DA2P	DSI Port-A Data Lane 2 Non-Inverted Input.
34	DA2N	DA2N	DA2N	DSI Port-A Data Lane 2 Inverted Input
35	DA3P	DA3P	DA3P	DSI Port-A Data Lane 3 Non-Inverted Input
36	DA3N	DA3N	DA3N	DSI Port-A Data Lane 3 Inverted Input
37	DA0P	DA0P	DA0P	DSI Port-A Data Lane 0 Non-Inverted Input

Maxim Confidential Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

PIN	NAME	FUNCTION MODE		FUNCTION
		GMSL2	GMSL1	
38	DA0N	DA0N	DA0N	DSI Port-A Data Lane 0 Inverted Input
39	CKAP	CKAP	CKAP	DSI Port-A Clock Lane Non-Inverted Input
40	CKAN	CKAN	CKAN	DSI Port-A Clock Lane Inverted Input
41	DA1P	DA1P	DA1P	DSI Port-A Data Lane 1 Non-Inverted Input
42	DA1N	DA1N	DA1N	DSI Port-A Data Lane 1 Inverted Input
43	DB0P	DB0P	DB0P	DSI Port-B Data Lane 0 Non-Inverted Input
44	DB0N	DB0N	DB0N	DSI Port-B Data Lane 0 Inverted Input
45	CKBP	CKBP	CKBP	DSI Port-B Clock Lane Non-Inverted Input
46	CKBN	CKBN	CKBN	DSI Port-B Clock Lane Inverted Input
47	DB1P	DB1P	DB1P	DSI Port-B Data Lane 1 Non-Inverted Input
48	DB1N	DB1N	DB1N	DSI Port-B Data Lane 1 Inverted Input
49	DB2P	DB2P	DB2P	DSI Port-B Data Lane 2 Non-Inverted Input
50	DB2N	DB2N	DB2N	DSI Port-B Data Lane 2 Inverted Input
51	DB3P	DB3P	DB3P	DSI Port-B Data Lane 3 Non-Inverted Input
52	DB3N	DB3N	DB3N	DSI Port-B Data Lane 3 Inverted Input
MULTIFUNCTION PINS (*Denotes default state after power-up. ♦Input read or output write by register programming only.)				
2	MFP0	LOCK* MS GPIO00	MS GPIO00*♦	LOCK: Open-drain Lock Indication Output With Internal 40kΩ Pull-up to V_{DDIO}. MS: UART Mode Select With Internal 1MΩ Pulldown to Ground. Set MS = low to select base mode. Set MS = high to select bypass mode. MS state may also be temporarily overwritten by a register write. GPIO00: Configurable General Purpose Input or Output. Default power-up, open-drain output, internal 40kΩ pullup to V_{DDIO}.
3	MFP1	ERRB* GPIO01	ERRB* GPIO01♦	ERRB: Open-drain Error Indication Output With Internal 40kΩ Pullup to V_{DDIO}. ERRB = low indicates that a data error, line fault, or interrupt has been detected. ERRB is high when PWDNB is low. GPIO01: Configurable General Purpose Input or Output.
4	MFP2	SCLK GPIO02*	GPO* GPIO02♦	SCLK: SPI Clock. When configured as master, push-pull clock output. When configured as slave, clock input with internal 1MΩ pulldown to ground. GPIO02: Configurable General-Purpose Input or Output. Power-up default: CMOS in, GMSL2 GPIO tunnel disabled, local read enabled, 1MΩ pull-down. GPO: General Purpose Push Pull Output. By default, this outputs the GPI value received from the deserializer.

Maxim Confidential
Release to Dfw under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Team NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

PIN	NAME	FUNCTION MODE		FUNCTION
		GMSL2	GMSL1	
5	MFP3	RCLKOUT GPIO03*	GPIO03*♦	RCLKOUT: 25MHz Frequency Reference Push-pull Output; Enabled or disabled by the state of CFG2 at power-up. GPIO03: Configurable General-Purpose Input or Output. Power-up default: CMOS in, GMSL2 GPIO tunnel disabled, local read enabled, 1MΩ pulldown
10	MFP4/CFG0	CFG0* GPO4	CFG0* GPO4♦	CFG0: Configuration Pin 0. Voltage at pin sets device modes, which is latched at power-up. Connect to a resistor divider between V_{DDIO} and ground. See Table 3. GPO4: General-purpose push-pull Output. Disabled by default to accommodate CFG0 function.
11	MFP5/CFG1	CFG1* GPO5	CFG1* GPO5♦	CFG1: Configuration Pin 1. Voltage at pin sets device mode, which is latched at power-up. Connect to a resistor divider between V_{DDIO} and ground. See Table 4 GPO5: General-purpose Push-pull Output. Disabled by default to accommodate CFG1 function.
12	MFP6/CFG2	CFG2* GPO6	CFG2 GPO_B* GPO6♦	CFG2: Configuration pin 2. Voltage at pin sets device mode, which is latched at power-up. Connect to a resistor divider between V_{DDIO} and ground. See Table 5. GPO_B: General Purpose Push-Pull Output. By default, this outputs the GPI value received from a second GMSL1 deserializer. (Used in GMSL1 splitter mode with two GMSL1 deserializers) GPO6: General-purpose push-pull Output. Disabled by default to accommodate CFG2 function.
13	MFP19/ SDA_RX	SDA* RX* ODO19/GPIO19	SDA* RX* ODO19/GPIO19♦	SDA: I^2C Data Input/Open-drain Output With Internal 40kΩ Pullup to V_{DDIO} (SDA or RX selected by CFG0 at power-up). Provides access to internal GMSL device registers and peripheral registers. RX: UART Input (SDA or RX selected by CFG0 at power-up). Provides access to internal GMSL device registers and peripheral registers. ODO19/GPIO19: Configurable General Purpose Input and/or Open-drain Output with 40kΩ Internal Pullup.

Maxim Confident
Release to OEM under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

PIN	NAME	FUNCTION MODE		FUNCTION
		GMSL2	GMSL1	
14	MFP20/ SCL_TX	SCL* TX* ODO20/GPIO20	SCL* TX* ODO20/GPIO20	SCL: I^2C Clock Input/Open-drain Output With Internal 40kΩ Pullup to V_{DDIO} (SCL or TX selected by CFG0 at power-up). Provides access to internal GMSL device registers and peripheral registers. TX: UART Open-drain Output With Internal 40kΩ Pullup to V_{DDIO} (SCL or TX selected by CFG0 at power-up). Provides access to internal GMSL device registers and peripheral registers. ODO20/GPIO20: Configurable General Purpose Input and/or Open-drain Output with internal 40kΩ Pullup.
24	MFP7	WS WSOR2 GPIO07*	WS GPIO07*♦	WS: I^2S/TDM Word-Select input with internal 1MΩ pulldown to ground. Supports forward-path audio. WSOR2: I^2S/TDM Word Select push-pull output. Supports reverse-path audio. GPIO07: Configurable General-Purpose Input or Output. Power-up default: CMOS in, GMSL2 GPIO tunnel disabled, local read enabled, 1MΩ pulldown
25	MFP8	SCK SCKOR2 GPIO08*	SCK GPIO08*♦	SCK: I^2S/TDM Serial Clock Input with Internal 1MΩ Pulldown to Ground. Supports forward-path audio. SCKOR2: I^2S/TDM Serial-Clock Push-Pull Output. Supports reverse-path audio. GPIO08: Configurable General Purpose Input or Output. Power-up configuration, push-pull output, output logic = High
26	MFP9	SD SDOR2 GPIO09*	SD CNTL4 GPIO09*♦	SD: I^2S/TDM Serial-Data Input with internal 1MΩ Pulldown to Ground. Supports forward-path audio. SDOR2: I^2S/TDM Serial Data Push-pull Output. Supports reverse-path audio. GPIO09: Configurable General-Purpose Input or Output. Power-up default: CMOS in, GMSL2 GPIO tunnel disabled, local read enabled, 1MΩ pulldown. CNTL4: Control input which tunnels through to corresponding pin on GMSL1 deserializer.

Maxim Confidential
Release to OEM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

PIN	NAME	FUNCTION MODE		FUNCTION
		GMSL2	GMSL1	
27	MFP10	SDA2 RX2 WS2 WSOR GPIO10*	CNTL0* WS2 GPIO10♦	SDA2: Pass-through I²C Data Input/Open-drain Output with Internal 40kΩ Pullup to V_{DDIO}. RX2: Pass-through UART Input. WSOR: I²S/TDM Word-Select Push-pull Output. Outputs audio word select clock or accepts external audio word select clock. Supports reverse-path audio. WS2: I²S/TDM Serial-Word Input with Internal 1MΩ Pulldown to Ground. Supports forward-path audio. GPIO10: Configurable General-Purpose Input or Output. Power-up default: CMOS in, GMSL2 GPIO tunnel disabled, local read enabled, 1MΩ pulldown. CNTL0: Control Input which Tunnels Through to Corresponding Pin on GMSL1 Deserializer. Power-up default, 1MΩ pulldown to ground.
29	MFP11	SCL2 TX2 SCKOR SCK2 GPIO11*	SCK2 CNTL1* GPIO11♦	SCL2: Pass-through I²C Clock Input/Open-drain Output With Internal 40kΩ Pullup to V_{DDIO}. TX2: Pass-through UART Output With Internal 40kΩ Pullup to V_{DDIO}. SCKOR: I²S/TDM Serial-Clock Output with internal 1MΩ Pulldown to ground. Supports reverse-path audio. SCK2: I²S/TDM Serial-Clock Input with internal 1MΩ Pulldown to ground.Supports forward-path audio. GPIO11: Configurable General-Purpose Input or Output. Power-up default: CMOS in, GMSL2 GPIO tunnel disabled, local read enabled, 1MΩ pulldown. CNTL1: Control Input which Tunnels through to Corresponding Pin on GMSL1 Deserializer. Power-up default, 1MΩ pulldown to ground.
30	MFP12	SDOR SD2 GPIO12*	SD2 GPIO12*♦	SDOR: I²S/TDM Serial-Data Push-pull Output. Supports reverse-path audio. SD2: I²S/TDM Serial-Data Input with Internal 1MΩ Pulldown to Ground. Supports forward-path audio. GPIO12: Configurable General-Purpose Input or Output. Power-up default: CMOS in, GMSL2 GPIO tunnel disabled, local read enabled, 1MΩ pulldown.
31	MFP13	LMN0 GPIO13*	LMN0 GPIO13*♦	LMN0: Line Fault Monitor Input. GPIO13: Configurable General-Purpose Input or Output. Power-up default: CMOS in, GMSL2 GPIO tunnel disabled, local read enabled, 1MΩ pulldown.

Maxim Confidential Release to DFM Engineer NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Only NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

PIN	NAME	FUNCTION MODE		FUNCTION
		GMSL2	GMSL1	
32	MFP14	LMN1 GPIO14*	LMN1 GPIO14*♦	LMN1: Line Fault Monitor Input. GPIO14: Configurable General-Purpose Input or Output. Power-up default: CMOS in, GMSL2 GPIO tunnel disabled, local read enabled, 1MΩ pulldown.
53	MFP15	RO SS2 LMN2 GPIO15*	LMN2 GPIO15*♦	RO: When Configured as Slave, SPI Mode-select Input with Internal 1MΩ Pulldown to Ground. RO = high enables master read from MISO. RO = low enables master write to MOSI. SS2: SPI Slave Select. When configured as master, slave 2 select push-pull output. LMN2: Line Fault Monitor Input. GPIO15: Configurable General-Purpose Input or Output. Power-up default: CMOS in, GMSL2 GPIO tunnel disabled, local read enabled, 1MΩ pulldown.
54	MFP16	BNE SS1 LMN3 GPIO16*	LMN3 GPIO16*♦	BNE: SPI Buffer Not Empty. When Configured as Slave, SPI Push-pull Output. BNE = high indicates SPI data is available. SS1: SPI Slave Select. When configured as master, slave 1 select push-pull output. LMN3: Line Fault Monitor Input. GPIO16: Configurable General-Purpose Input or Output. Power-up default: CMOS in, GMSL2 GPIO tunnel disabled, local read enabled, 1MΩ pulldown.
55	MFP17	MOSI SDA1 RX1 GPIO17*	CNTL2* GPIO17♦	MOSI: SPI Master-Out Slave-In. When configured as master, push-pull output that drives data to external slave. When configured as slave, input with internal 1MΩ pulldown to ground that receives data from external master. SDA1: Pass-through I^2C Data Input/Open-drain Output with Internal 40kΩ Pull-up to V_{DDIO}. RX1: Pass-through UART Input. GPIO17: Configurable General-Purpose Input or Output. Power-up default: CMOS in, GMSL2 GPIO tunnel disabled, local read enabled, 1MΩ pulldown. CNTL2: Control Input which Tunnels through to Corresponding Pin on GMSL1 Deserializer. Power-up default, 1MΩ pulldown to ground.

Maxim Confidential Release to DFM under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

PIN	NAME	FUNCTION MODE		FUNCTION
		GMSL2	GMSL1	
56	MFP18	MISO SCL1 TX1 GPIO18*	CNTL3* GPIO18♦	MISO: SPI Master In Slave Out. When configured as master, input with internal 1MΩ pulldown to ground that receives data from external slave. When configured as slave, push-pull output that drives data to an external master. SCL1: Pass-through I^2C Clock Input/Open-drain Output With Internal 40kΩ Pullup to V_{DDIO}. TX1: Pass-through UART Output With Internal 40kΩ Pullup to V_{DDIO}. GPIO18: Configurable General-Purpose Input or Output. Power-up default: CMOS in, GMSL2 GPIO tunnel disabled, local read enabled, 1MΩ pulldown. CNTL3: Control Input which Tunnels through to Corresponding Pin on GMSL1 Deserializer. Default power-up, 1MΩ pulldown to ground.
MISCELLANEOUS - See Table 2				
1	PWDNB	PWDNB	PWDNB	Active-Low, Power-Down Input with Internal 1MΩ Pulldown to Ground. Apply logic low to place device in power down mode. Connect to V_{DDIO}/logic high for normal operation.
15	X1/OSC	X1/OSC	—	X1/OSC: Crystal/Oscillator Input. Connect to either one terminal of a +/-200ppm 25MHz crystal or a 25MHz external clock source. If crystal is used, connect a load capacitor from X1/OSC to ground (Load capacitor value depends on crystal used).
16	X2	X2	—	X2: Crystal Input. Connect to one terminal of a 25MHz +/-200ppm crystal. If crystal is used, connect a load capacitor from X2 to ground (Load capacitor value depends on crystal used). If external oscillator is connected to X1/OSC, leave X2 floating.
17	RSVD	RSVD	RSVD	Reserved. Make no electrical connection to this pin.
18	XRES	XRES	XRES	Output reference resistor. Connect a 402Ω 1% resistor between XRES and ground.
POWER SUPPLIES — See Table 2				
6, 22	CAP_VDD	CAP_VDD	CAP_VDD	Decoupling capacitor for 1V core supply. Place decoupling capacitor connected to PCB ground plane as close to pin as possible.
9, 19	V_{DD18}	V_{DD18}	V_{DD18}	1.7V to 1.9V Analog supply. Place decoupling capacitor connected to PCB ground plane as close to pin as possible.

Maxim Confidential Release to DEMO Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

PIN	NAME	FUNCTION MODE		FUNCTION
		GMSL2	GMSL1	
23	V_{DD}	V_{DD}	V_{DD}	1.0V Core Supply. This pin includes an optional on-chip LDO. Connect a 0.95V to 1.05V supply to bypass LDO. Connect a 1.14V to 1.26V supply to use the internal 1.0V regulator. In order to use the internal 1V regulator, first write REG_ENABLE=1, and then write REG_MNL=1. Place decoupling capacitor connected to PCB ground plane as close to pin as possible.
28	V_{DDIO}	V_{DDIO}	V_{DDIO}	1.7V to 3.6V I/O Supply. Place decoupling capacitor connected to PCB ground plane as close to pin as possible.
EP	-	EP	EP	Exposed Pad. EP is internally connected to device ground. EP must be connected to the PCB ground plane through an array of vias for proper thermal and electrical performance.

Maxim Confidential Release to DFMC Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Recommended Operating Conditions

Recommended Operating Conditions

Table 1. Recommended Operating Conditions

PARAMETER	PIN	NOMINAL VOLTAGE	MIN	TYP	MAX	UNIT
Supply Range	V_{DD18}		1.7	1.8	1.9	V
	V_{DD}	1.0	0.95	1.0	1.05	
		1.2	1.14	1.2	1.26	
	V_{DDIO}	1.8	1.7	1.8	1.9	
		3.3	3.0	3.3	3.6	
Maximum Supply Noise	V_{DD18}			25		mV_{P-P}
	V_{DD}	1.0V		50		
		1.2V		50		
	V_{DDIO}	1.8V		50		
		3.3V		100		
Operating Junction Temperature, T_J			-40		+125	ºC

Note: *Supply noise < 1MHz.*

External Component Requirements

See Figure 34 and Figure 33

Table 2. External Component Requirements

COMPONENT	SYMBOL	CONDITION		VALUE	UNIT
XRES	R_{XRES}			402 ±1%. Use a single resistor.	Ω
Line Fault Pulldown Resistor	R_{PD}			49.9 ±1%	kΩ
Line Fault Series Resistor	R_{EXT}		LMN0, LMN2 (STP Mode)	42.2 ±1%	kΩ
			LMN0, LMN2 (Coax Mode)	48.7 ±1%	
			LMN1, LMN3 (STP/Coax Mode)	48.7 ±1%	
Link Isolation Capacitors	C_{LINK}	Place close to the SIO_ pins (7, 8, 20, and 21) used in the application.	GMSL2 mode	0.1	µF
			GMSL1 mode HIM disabled	0.22	
			GMSL1 mode HIM enabled	0.1 to 0.22	
Crystal		Place as close as possible to pins 15 and 16.		25MHz ±200ppm	

Maxim Integrated Confidential Release to OEM Under NDA
Provided to China Dedicated FAE Under NDA Company Only

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Table 2. External Component Requirements (continued)

COMPONENT	SYMBOL	CONDITION	VALUE	UNIT
Crystal Load Capacitors		Use crystal loading capacitor guidance from the crystal manufacturer. Select values that compensate for the X1/OSC and X2 input and PCB node capacitance's. Place the capacitors as close as possible to pins 15 (X1/OSC) and pin 16 (X2).		
V_{DDIO} Decoupling Capacitors		Place a 0.01µF capacitor as close as possible to pin 28. Include a minimum of 10µF bulk decoupling on the PCB.		
V_{DD18} Decoupling Capacitors		Place a 0.01µF capacitor as close as possible to pin 9 and 19. Place another 0.01µF capacitor as close as possible to pins 9 and 19. Run separate traces from each pin to the capacitor. Include a minimum of 10µF bulk decoupling on the PCB.		
V_{DD} Decoupling Capacitors		Place 0.01µF capacitors as close as possible to pin 23. Include a minimum of 10µF bulk decoupling on the PCB.		
CAP_VDD Decoupling Capacitors		Place 0.1µF capacitors as close as possible to pins 6 and 22. Include a minimum of 10µF bulk decoupling near one of the pins.		
Open-Drain Pullup Resistors		Application-specific. Quantity and values depend on multi-function GPIO pin configurations.		

Configuration Tables

Table 3. CFG0 Mapped Configuration

CFG0 INPUT VOLTAGE (PERCENTAGE OF V_{DDIO}) (Notes A, B)			SUGGESTED RESISTOR VALUES (1% TOLERANCE) (Note C)		MAPPED CONFIGURATION (Note D)	
MIN (%)	TYP (%)	MAX (%)	R1 (Ω)	R2 (Ω)	I2CSEL	DEVICE ADDRESS
0.0	0.0	11.7	OPEN	10,000	I²C	0x80
16.9	20.2	23.6	80,600	20,500		0x84
28.8	32.1	35.5	68,100	32,400		0xC0
40.7	44.0	47.4	56,200	44,200		0xC4
52.6	56.0	59.3	44,200	56,200	UART	0xC4
64.5	67.9	71.2	32,400	68,100		0xC0
76.4	79.8	83.1	20,500	80,600		0x84
88.3	100	100	10,000	OPEN		0x80

Table 4. CFG1 Mapped Configuration

CFG1 INPUT VOLTAGE (PERCENTAGE OF V_{DDIO}) (Notes A, B)			SUGGESTED RESISTOR VALUES (1% TOLERANCE) (Note C)		MAPPED CONFIGURATION (Note E)		
MIN (%)	TYP (%)	MAX (%)	R1 (Ω)	R2 (Ω)	CXTP	GMSL1/GMSL2	HIM/GMSL2 Rate
0.0	0.0	11.7	OPEN	10,000	COAX	GMSL2	6Gbps
16.9	20.2	23.6	80,600	20,500		GMSL1	HIM enabled
28.8	32.1	35.5	68,100	32,400			HIM disabled
40.7	44.0	47.4	56,200	44,200	STP	GMSL2	6Gbps
52.6	56.0	59.3	44,200	56,200			3Gbps
64.5	67.9	71.2	32,400	68,100		GMSL1	HIM enabled

Maxim Confidential Release to EMC Under NDA
Maxim Confidential
Provided to China Dedicated FAE Only
Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Table 4. CFG1 Mapped Configuration (continued)

CFG1 INPUT VOLTAGE (PERCENTAGE OF V_{DDIO}) (Notes A, B)			SUGGESTED RESISTOR VALUES (1% TOLERANCE) (Note C)		MAPPED CONFIGURATION (Note E)		
76.4	79.8	83.1	20,500	80,600			HIM disabled
88.3	100	100	10,000	OPEN	COAX	GMSL2	3Gbps

Table 5. CFG2 Mapped Configuration

CFG2 INPUT VOLTAGE (PERCENTAGE OF V_{DDIO}) (Notes A, B)			SUGGESTED RESISTOR VALUES (1% TOLERANCE) (Note C)		MAPPED CONFIGURATION (Note F)	
MIN (%)	TYP (%)	MAX (%)	R1 (Ω)	R2 (Ω)	HIBW/BWS	RCLKEN
0.0	0.0	11.7	OPEN	10,000	24-bit mode	RCLKOUT disabled
16.9	20.2	23.6	80,600	20,500		RCLKOUT enabled
28.8	32.1	35.5	68,100	32,400	32-bit mode	RCLKOUT disabled
40.7	44.0	47.4	56,200	44,200		RCLKOUT enabled
52.6	56.0	59.3	44,200	56,200	27-bit mode (High BW Mode)	RCLKOUT disabled
64.5	67.9	71.2	32,400	68,100		RCLKOUT enabled
76.4	79.8	83.1	20,500	80,600	Invalid	
88.3	100	100	10,000	OPEN		

Notes:

A) Voltage divider resistor tolerance, V_{DDIO} supply ripple, and external loading must not cause the CFG_ input voltage to exceed the maximum or minimum limits..

B) Other than the voltage divider, any load on CFG_ must be ≥ 25 x (R1 + R2).

C) Each resistor in the voltage divider must be ≤ 100kΩ.

D) I2CSEL: I^2C or UART interface for SDA_RX and SCL_TX.

DEVICE ADDRESS: device address

E) CXTP: shielded-twisted-pair (SIO_P, SIO_N) or coax (SIO_P) serial link.

GMSL1/GMSL2: GMSL1 or GMSL2 operating mode.

HIM: High Immunity Mode for reverse control channel when GMSL1 operating mode is selected.

GMSL2 RATE: 3Gbps or 6Gbps GMSL2 forward serial link bit rate when GMSL2 operating mode is selected. Reverse control channel rate is 187.5Mbps.

F) HIBW/BWS: select 24-bit, 27-bit, or 32-bit GMSL1 mode (Set HIBW and BWS to the same mode on both ends of the serial link).

RCLKEN: RCLKOUT enable or disable

Maxim Confidential
Released to Broadcom Limited
Provided to China Dedicated FAE Under NDA
Maxim Proprietary Document Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Functional Diagrams

Serial Output Parameters




Figure 1. Serial Output Parameters

Maxim Confidential Release to DFMC Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GMSL2 Lock Time




Figure 2. GMSL2 Lock Time

GMSL2 Video Initialization Time




Figure 3. GMSL2 Video Initialization Time

Maxim Confidential Released to DEMO Under NDA
Maxim Integrated Confidential Only Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GMSL2 Video Latency




Figure 4. GMSL2 Video Latency

GMSL1 Link Startup Time




Figure 5. GMSL1 Link Startup Time

GMSL1 Video Latency




Figure 6. GMSL1 Video Latency

Maxim Confidential Release to OEM Under NDA
Maxim Restricted Provided to China Dedicated FAE Under NDA Only Compliant

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

D-PHY LP Receiver Pulse




Figure 7. D-PHY LP Receiver Pulse

Copyright © 2007-2016 MIPI Alliance, Inc. All rights reserved.

D-PHY Data Clock Timing




Figure 8. D-PHY Data Clock Timing

Copyright © 2007-2016 MIPI Alliance, Inc. All rights reserved.

Maxim Confidential Release to Device Under NDA
Maxim Integrated Confidential Only Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

D-PHY Global OperationTiming (b)




Figure 9. D-PHY Global Operation Timing (b)

Copyright © 2007-2016 MIPI Alliance, Inc. All rights reserved.

D-PHY Global Operation Timing (c)




Figure 10. D-PHY Global Operation Timing (c)

Copyright © 2007-2016 MIPI Alliance, Inc. All rights reserved.

Maxim Confidential Released for DEMO Under NDA
Maxim Internal Only
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

D-PHY Global Operation Timing (a)




Figure 11. D-PHY Global Operation Timing (a)

Copyright © 2007-2016 MIPI Alliance, Inc. All rights reserved.

I²C Timing Parameters




Figure 12. I²C Timing Parameters

Maxim Confidential Release to China Dedicated FAE Under NDA
Maxim Integrated Company Confidential
Provided to China DFM Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SPI Master Mode Timing Parameters




Figure 13. SPI Master Mode Timing Parameters

SPI Slave Mode Timing Parameters




Figure 14. SPI Slave Mode Timing Parameters

Maxim Confidential Release to OEM Under NDA
Maxim Integrated Confidential Only Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

I²S Master Mode Timing Parameters




Figure 15. I²S Master Mode Timing Parameters

I²S Slave Mode Timing Parameters




Figure 16. I²S Slave Mode Timing Parameters

Detailed Description

Introduction

Maxim's GMSL2 serializers and deserializers provide sophisticated link management of high-speed, low bit-error-rate, serial data transmissions. They support a comprehensive suite of display, camera, and communication interfaces over a single wire.

GMSL2 provides up to 6Gbps forward and 187.5Mbps reverse packetized data transmission over each fixed-speed link. Devices with two GMSL2 links provide a total forward capacity of 12Gbps and 375Mbps reverse in specific configurations.

The following sections provide a brief overview of the devices' functions and features. Contact factory for additional information and details on the configuration of each function and feature.

Product Overview

The MAX96789/MAX96791 convert dual independent D-PHY v1.2 4-lane input ports to single, dual or mixed GMSL2/1 output. The devices include both symmetric and asymmetric dual-view superframe blocks, four parallel video pipes and

Maxim Confidential Release to OEM Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

two GMSL2/1 links.

The MAX96789/MAX96791 devices offer the widest flexibility of all GMSL2 serializers, solving the most complex architecture configurations at a minimum cost. The following paragraphs detail the high level flexibility offered by the MAX96789/MAX96791 devices.

MAX96789/MAX96791 device users are encouraged to request the DSI User's Guide from Maxim.

Dual Independent DSI Input Ports

The dual MIPI input ports can be configured in 1x4, 2x4 or 1x8 ganged mode configurations. Each DSI port operates independently of the other allowing different timing of the video stream(s) input at each port.

The 1x8 ganged mode doubles the single port D-PHY bandwidth, allowing full utilization of the GMSL available bandwidth.

In independent dual port use cases, port video streams can be processed independently and sent to the same or to different GMSL links operating in GMSL2 or GMSL1 mode.

Each DSI port also accepts symmetric and asymmetric dual view superframes, allowing for a maximum of four video streams, two from each port, using the dual-view functions. Superframes are then decomposed into individual streams and assigned one of four GMSL stream IDs. After the processing of the dual-view superframe, individual streams can be routed and replicated to the same or to different GMSL2/1 links. Only one port at a time can accept an asymmetric superframe, limiting the total video streams to three, in this case (asymmetric at one DSI input and single stream on the second DSI input).

DSI Controller Functions

The DSI controllers are enabled by default after the device powers up, and MIPI reception can start even if the GMSL2 link is not locked yet. The MIPI D-PHY standard mandates that the CLOCK and DATA lanes have a special start and stop pattern comprised of pulses from LP and HS modes.

The following is a set of some of the DSI controller limitations and requirements;

- The MAX96789/MAX96791 devices operate only in the continuous clock mode.
- The MAX96789/MAX96791 accept only two video modes—non-burst with sync pulses, and non-burst with sync events. The MAX96789/MAX96791 devices do not support burst mode.
- In most use cases, an internal function, DPI Deskew, must be enabled in order to maintain proper timing alignment between serializers and deserializers. The conversion between MIPI DSI and the pixel clock involves a clock domain crossing during which one or two clock cycles are uncertain. MIPI Deskew settings account for this uncertainty and correct any timing alignment issues.
- The GMSL system assumes that VSYNC is high during long packets and FS (frame start) packets create a VS rising edge. If the MIPI input does not follow this convention, polarity registers need to be used to set correct polarity. The DSI controllers have registers for VSYNC and HSYNC polarity detection. Additionally, the DSI receivers need to be programmed, in some cases, for the resolution of the incoming video frames. Autoresolution detection features are also available in the DSI receiver.
- The MAX96789/MAX96791 support only 24bit color formats.

ECC, Checksum and Low Level Protocol Errors

The MAX96789/MAX96791 devices support the following Protocol Elements

- Error-Correcting Code (ECC) of each Packets
- Checksum in Long Packets
- Low Level Protocol Error Interrupts at ERRB Pin
  - Start of High-Speed Transmission (SoT) Error
  - Start of High-Speed Transmission (SoT) Synch Error
  - False Control error

Maxim Confidential Restricted Distribution Pre-Release Under NDA Maxim Confidential Restricted Distribution Pre-Release Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Color Formats

The MAX96789/MAX96791 support only 24bit color formats.

PCLK Generation

The PCLK is generated with dynamically gated versions of various multiples of the MIPI clock. The relation between the MIPI clock, lane count, and PCLK must adhere to the following:

Ex: LANE_BIT_RATE Ξ [PCLK x BPP] / LANE_CNT

1Gbps/lane = [166.66Mbps x 24 bit] / 4 lane

Further Limitations and Constraints:

- The MAX96789/MAX96791 devices only support RGB888. Thus BPP is set at 24 with a 215MHz PCLK maximum on each link.
- Max PCLK is 160MHz per GMSL link in F-version devices.
- The DSI source must transmit a constant horizontal line time, line-to-line, frame-to-frame.
- Each parameter within the horizontal line time (HFP, HBP, HSW) must be constant in absolute time.
- No horizontal blanking reduction is possible. PCLK, and thus GMSL2 bandwidth demand, are directly related to the LANE_BIT_RATE. Therefore, always use the smallest feasible LANE_BIT_RATE value.

MIPI Receive Clock Spread Tracking

The serializers can operate with a spread receive MIPI clock signal (CKA_, CKB_). Do not exceed 0.5% spread for f_{PCLK} > 50MHz, and 1% spread for f_{PCLK} < 50MHz, and keep modulation less than 40kHz. In addition, in GMSL1 mode, turn off spread spectrum in the serializer and deserializer. The serializer and deserializer track the spread on the received MIPI clock (CKA_, CKB_)

MIPI DSI Video Input Formats

The MAX96789/MAX96791 MIPI DSI inputs each accept RGB888 single-stream video as well as symmetric dual-view superframe video in either side-by-side (full), line-interleaved, or pixel-interleaved formats as detailed in Figure 17 through Figure 20. Additionally, the DSI ports can accept an asymmetric dual-view superframe that is specially formatted to ensure that no over/under flow of the internal line buffers occur Figure 21.

Figure 22 details the 1x8 ganged mode video input format.

Dual-View Superframe Modules

Each DSI input port includes a symmetric dual-view module, and both ports share a single asymmetric dual-view module. There are a total of four video-transmit paths (video pipes) in each device, allowing the processing of up to four independent video streams simultaneously. Additional video paths are enabled when received dual-view video streams are separated into two or more streams using the dual-view modules.

The symmetric dual-view controller can optionally convert appropriately formatted side-by-side, line alternating or column (pixel) interleaved dual-view superframe data into two streams for transmission using either a single or two separate GMSL links. Effectively, the dual-view block's split-and-convert functions enable the side-by-side transportation of line alternating or column interleaved video into separate displays on two different serializer or through the video output ports of the same deserializer.

The asymmetric dual-view controller can optionally convert appropriately formatted side-by-side, dual-view superframe data into two streams for transmission using either a single or two separate GMSL links. Effectively, the dual-view block's split-and-convert functions enable the side-by-side transportation of padded asymmetric video into separate displays on two different deserializers or through the video output ports of the same deserializer. The native timing of each stream is recovered within the serializer after the separation of streams in the superframe.

Table 6 below details the possible combinations of video streams using the DSI input ports. The MAX96789/MAX96791 devices cannot process two asymmetric dual-view superframes simultaneously as there is only one asymmetric module shared between the two DSI ports.

Maxim Confidential Restricted Release to Employees Only Under NDA
Maxim Confidential Restricted Release to Employees Only Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Table 6. DSI Port Configuration Table

DSI PORT CONFIGURATIONS	PORT-A	PORT-B	TOTAL VIDEO STREAMS
Single Video Stream Modes	Single Stream	-	1
	-	Single Stream	1
	Single Stream	Single Stream	2
Symmetric Dual-View Modes	Symmetric Dual-View	-	2
	-	Symmetric Dual-View	2
	Symmetric Dual-View	Single Stream	3
	Single Stream	Symmetric Dual-View	3
	Symmetric Dual-View	Symmetric Dual-View	4
Asymmetric Dual-View Modes	Asymmetric Dual-View	-	2
	-	Asymmetric Dual-View	2
	Asymmetric Dual-View	Single Stream	3
	Single Stream	Asymmetric Dual-View	3

Single Video Stream Interface Format




Figure 17. Single Video Stream DSI Interface Format

Maxim Confidential Release to BMC Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Dual-View Side-by-Side (Full) Video Input Format




Figure 18. Dual-View Side-by-Side (Full) Video Input Format

Maxim Confidential Released Under NDA
Maxim Integrated DEMO Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Dual-View Line Interleaved Video Input Format




Figure 19. Dual-View Line Interleaved Video Input Format

Maxim Confidential Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Dual-View Column (Pixel) Interleaved Video Input Format




Figure 20. Dual-View Column (Pixel) Interleaved Video Input Format

Maxim Confidential Release to DFMC Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Asymmetric Dual-View Video Input Format




Figure 21. Asymmetric Dual-View Video Input Format

Maxim Confidential Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

1x8 Ganged Mode Video Input Format




Figure 22. 1x8 Ganged Mode Video Input Format

Video Pipeline

The video channel is designed for transmitting 24-bit RGB color data received from the DSI interfaces to the deserializer side of the link. Input data consists of RGB888 color, HS, VS, and DE synchronous to the PCLK. Video flows through the design as described in the following sections.

Maxim Confidential Release to DHC Under NDA
Maxim Integrated Confidential Company Dedicated FAE Under NDA
Provided to CHC

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Video Pipeline Configuration

Figure 23 illustrates the overall architecture of the MAX96789/MAX96791 devices. The dual DSI ports are followed by a crossbar function allowing either DSI port input to be routed to either the symmetric dual-view or symmetric/asymmetric dual view blocks.

Following the dual view blocks an additional crossbar allows routing of any of the, now individual, video streams to any of the four video pipes. The MAX96789/MAX96791 have four parallel video pipes (X, Y, Z, and U), each operating independently of the others. A final video crossbar is provided to allow any of the video pipe streams to be routed to either GMSL2 link. In GMSL1 mode pipe-X is hard-wired to Link-A and pipe-Y to Link-B.




Figure 23. Video Pipe Architecture

Dual-View Functions

There are two dual-view blocks within the MAX96789/MAX96791 devices. One symmetrical dual-view block and one symmetrical/asymmetrical dual-view block. The symmetrical and asymmetrical dual-view blocks break the dual-view superframes down to two individual streams, regenerate the native timing of each stream, and assign each stream one of four stream IDs. Only one DSI input can serve each of these blocks at a time. A total of four video streams are possible when using both dual-view blocks in symmetric dual-view mode. If the symmetric/asymmetric dual-view block is being used in asymmetric mode, the second dual-view block is disabled and can only bypass a single-view stream, thus limiting the total video streams to a maximum of three.

Symmetric Dual-View

The symmetric dual-view blocks accept a dual-view (3D) superframe as detailed in Figure 18 through Figure 20. The dual-view block separates the superframe into two video streams at exactly one half the PCLK frequency of the input superframe. Each stream must have exactly the same timing.

Once separated the two video streams can be routed to the same or different GMSL links in GMSL2 or GMSL1 mode. Additionally, one or both streams can be replicated and routed to either GMSL link.

Asymmetric Dual-View

The symmetric/asymmetric dual-view block can also accept a properly formatted ECU/GPU/SOC asymmetric superframe within the source. Figure 21 illustrates one example of an asymmetric superframe. In this example, the SOC uniformly pads both the left and right views vertical streams with dummy lines in order to prevent the internal video line buffers from over/under-flowing. Maxim has several tools and a detailed DSI user's guide to assist in asymmetric use cases. Maxim also provides extensive support, including tools, for use cases involving the asymmetric dual-view blocks.

The asymmetric dual-view block separates the two streams, removes the dummy padded lines, and regenerates the native timing of each stream.

The asymmetric block has two means of setup and programming. The device includes pre-configured modes for a limited set of integer ratios of the two vertical dimensions of the active area of each stream (V1/V2). Supported pre-configured integer ratios are 1:1, 2:1, 3:1, 3:2, 4:1, 4:3, 5:2, 5:3, 8:5 and 2:1 inverted. In applications where the vertical ratios are

Maxim Confidential! Released to Distributor Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

not integers, users can use the Look Up Table (LUT) approach, which requires more extensive programming, to allow the serializer to determine which horizontal lines are padded and which are active. Maxim provides several tools and extensive customer support to assist customers with this type of application. Users must work directly with Maxim's applications team in searching for a working solution, because not all possible ratios can be supported with the limited line buffer space on chip.

Users must also work closely with their ECU/SOC/GPU providers to ensure compatibility with asymmetric splitting and superframe construction. Again Maxim's tools provide recommended superframe details.

Video Timing Generator

Each video pipe includes a Video Timing Generator (VTG). The video timing generator is an auxiliary block that can substitute HS, VS, and DE signals with signals defined by the configuration registers. The VTG can generate almost any type of SYNC signal set pattern in various modes by using the sync signals from the peripheral input as the trigger for starting the generated patterns.

RGB888 Video Pattern Generator

Each video pipe includes a Video Pattern Generator (VPG). The RGB888 video pattern generator is also an auxiliary block that can be used for various purposes. If desired, video from the peripheral can be replaced by the video pattern generated by the VPG. The VPG can generate various patterns when configured from the configuration registers. The VPG creates only RGB888 data.

Tx Crossbar

Data from the video input is captured and optionally multiplexed with the generated patterns from the VTG or VPG. Final data goes into a crossbar multiplexer that, through the use of configuration register settings, allows any input bit to be mapped to any output bit.

HDCP1.4

HDCP encryption is supported on two of the four video pipes (X and Y). Programmable routing functions need to be used to bring the video to these pipelines for processing. At the output of the serializers, the data can be routed to either GMSL2/1 output ports.

Watermarking

The watermark function, a GMSL2 mode only feature, can only be applied to one of the four video pipes (pipe X)

GMSL1 Mode

Only pipes X and Y support GMSL1 mode of operation with pipe-X output on GMSL1 Link-A and pipe-Y output on GMSL1 Link-B

I^2S/TDM Audio

GMSL2 devices for display applications support I^2S stereo and up to 8 channels of audio in TDM mode. In GMSL2 mode, most devices have 2 audio channels: in the forward direction and in the reverse direction. Sample rates of 8kHz to 192kHz and sample depths of 8- to 32-bits are supported. In GMSL2 mode, the maximum SCK frequency is 49.152MHz. For system flexibility, GMSL2 devices can act as either the slave or the master at either end of the link.

Table 7. I2S_SPEED [1:0] Setting

FREQUENCY (MHz)	V_{DDIO} (V)	I2S_SPEED[1:0]
< 25	1.7–2.24	01
	2.25–3.6	10
25–50	1.7–2.24	00
	2.25–3.6	01

Maxim Confidential Release to OEMs under NDA
Maxim Integrated Confidential Provided to China Dedicated FAE Under NDA


MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

I²S and TDM Audio Use Cases

The MAX96789/MAX96791 devices include two independent forward (FWD) or reverse (REV) audio channels supporting either I²S or 8-channel TDM modes.

Audio use case examples are detailed in the following sections.

SOC1 Master, Single FWD Audio Channel




SER SLAVE FWD AUDIO		
MFP FUNCTION NAME	INPUT/OUTPUT	CONFIGURATION
SCK	Input	Input, 1M Pulldown
WS	Input	Input, 1M Pulldown
SD	Input	Input, 1M Pulldown

DES MASTER FWD AUDIO		
MFP FUNCTION NAME	INPUT/OUTPUT	CONFIGURATION
SCK	Output	Push-Pull Driver
WS	Output	Push-Pull Driver
SD	Output	Push-Pull Driver

Figure 24. SOC1 Master, Single FWD Audio Channel

SOC2/CODEC Master, Single REV Audio Channel



SER MASTER REV AUDIO		
MFP FUNCTION NAME	INPUT/OUTPUT	CONFIGURATION
SCKOR	Output	Push-Pull Driver
WSOR	Output	Push-Pull Driver
SDOR	Output	Push-Pull Driver


DES SLAVE REV AUDIO		
MFP FUNCTION NAME	INPUT/OUTPUT	CONFIGURATION
SCKIR	Input	Input, 1M Pulldown
WSIR	Input	Input, 1M Pulldown
SDIR	Input	Input, 1M Pulldown

Figure 25. SOC2/CODEC Master, Single REV Audio Channel

Maxim Confidential Release to DEMC Under NDA
Maxim Integrated Proprietary Document Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Independent FWD & REV Audio Channels



SER SLAVE FWD AUDIO		
MFP FUNCTION NAME	INPUT/OUTPUT	CONFIGURATION
SCK	Input	Input, 1M Pulldown
WS	Input	Input, 1M Pulldown
SD	Input	Input, 1M Pulldown


DES MASTER FWD AUDIO		
MFP FUNCTION NAME	INPUT/OUTPUT	CONFIGURATION
SCK	Output	Push-Pull Driver
WS	Output	Push-Pull Driver
SD	Output	Push-Pull Driver

SER MASTER REV AUDIO		
MFP FUNCTION NAME	INPUT/OUTPUT	CONFIGURATION
SCKOR	Output	Push-Pull Driver
WSOR	Output	Push-Pull Driver
SDOR	Output	Push-Pull Driver

DES SLAVE REV AUDIO		
MFP FUNCTION NAME	INPUT/OUTPUT	CONFIGURATION
SCKIR	Input	Input, 1M Pulldown
WSIR	Input	Input, 1M Pulldown
SDIR	Input	Input, 1M Pulldown

Figure 26. Independent FWD + REV Audio Channels

SOC1 Master, FWD + REV Audio or REV Only Audio Channel



* FWD AUDIO DATA IS OPTIONAL

SER SLAVE FWD AUDIO		
MFP FUNCTION NAME	INPUT/OUTPUT	CONFIGURATION
SCK	Input	Input, 1M Pulldown
WS	Input	Input, 1M Pulldown
SD	Input	Input, 1M Pulldown

DES MASTER FWD AUDIO		
MFP FUNCTION NAME	INPUT/OUTPUT	CONFIGURATION
SCK	Output	Push-Pull Driver
WS	Output	Push-Pull Driver
SD	Output	Push-Pull Driver

SER SLAVE REV AUDIO		
MFP FUNCTION NAME	INPUT/OUTPUT	CONFIGURATION
SDOR	Output	Push-Pull Driver
SCKOR	Not Used	NA
WSOR	Not Used	NA


DES MASTER REV AUDIO		
MFP FUNCTION NAME	INPUT/OUTPUT	CONFIGURATION
SCKIR	Input	Input, 1M Pulldown
WSIR	Not Used	NA
SDIR	Not Used	NA

Figure 27. SOC1 Master, FWD + REV Audio or REV Only Audio Channel

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SOC2_CODEC Master, FWD + REV Audio or FWD Only Audio Channel




SER MASTER REV AUDIO		
MFP FUNCTION NAME	INPUT/OUTPUT	CONFIGURATION
SCKOR	Output	Push-Pull Driver
WSOR	Output	Push-Pull Driver
SDOR	Output	Push-Pull Driver

DES SLAVE REV AUDIO		
MFP FUNCTION NAME	INPUT/OUTPUT	CONFIGURATION
SCKIR	Input	Input, 1M Pulldown
WSIR	Input	Input, 1M Pulldown
SDIR	Input	Input, 1M Pulldown

Figure 28. SOC2_CODEC Master, FWD + REV Audio or FWD Only Audio Channel

SOC Master, Splitter Mode, Dual FWD Audio Channels



SER SLAVE FWD AUDIO		
MFP FUNCTION NAME	INPUT/OUTPUT	CONFIGURATION
SCK	Input	Input, 1M Pulldown
WS	Input	Input, 1M Pulldown
SD	Input	Input, 1M Pulldown


DES MASTER FWD AUDIO		
MFP FUNCTION NAME	INPUT/OUTPUT	CONFIGURATION
SCK	Output	Push-Pull Driver
WS	Output	Push-Pull Driver
SD	Output	Push-Pull Driver

Figure 29. SOC Master, Splitter Mode, Dual FWD Audio Channels

Maxim Confidential Release Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

CODEC Masters, SER Splitter Mode, Dual Independent REV Audio Channels



SER SLAVE FWD AUDIO		
MFP FUNCTION NAME	INPUT/OUTPUT	CONFIGURATION
SCK	Input	Input, 1M Pulldown
WS	Input	Input, 1M Pulldown
SD	Input	Input, 1M Pulldown

DES MASTER FWD AUDIO		
MFP FUNCTION NAME	INPUT/OUTPUT	CONFIGURATION
SCK	Output	Push-Pull Driver
WS	Output	Push-Pull Driver
SD	Output	Push-Pull Driver

Figure 30. CODEC Masters, SER Splitter Mode, Dual Independent REV Audio Channels

Other Functions

GMSL2 serializers and deserializers have a main I²C/UART control channel interface that an ECU uses to access serializer and deserializer registers, as well as peripheral devices, from either end of the link. Each device also has two pass-through I²C/UART channels available for local or remote peripheral control. The pass-through I²C/UART channels do not have access to serializer and deserializer registers.

The MAX96789/MAX96791 additionally include an SPI master/slave interface, including two slave select pins, for peripheral control. The SPI interface enables a host SPI master on one side of the GMSL2 link to control a peripheral SPI slave on the opposite side. The host can be located at either end of the link or can swap ends by reprogramming the GMSL2 devices (a GMSL2 device can be configured as a SPI master or slave).

The MAX96789/MAX96791 provide up to 20 Multi-Function Pins (MFPs). MFPs (i.e. GPIOs) are typically used to tunnel low speed (< 100Kbps) signals over the GMSL2 link, although rates in excess of 1MHz can also be supported. A GPIO tunnel can be set up in the forward or reverse direction.

The devices include a video crossbar and watermark generation or detection. The crossbar can be used to reorder the color and sync signals. It can also be used for D-PHY lane remapping and phase inversion if desired. The watermark generation and detection is used for verifying that the video image is not frozen.

GMSL2 devices incorporate numerous link margin optimization and monitoring functions to ensure high link margin. Continuous (1Hz) adaptive equalization optimizes link margin to adapt to environmental changes and cable aging. An eye-opening monitor function for continuous link margin diagnosis with various threshold alarm levels is available for run-time alerts of link degradation. PRBS checking verifies correct link and video channel operation.

GMSL2 Protocol

GMSL2 is a fixed-rate transmission medium that is designed to carry multiple types of communication channels concurrently. The link bit rate is based on either a constant-frequency link clock generated from the 25MHz crystal oscillator or on an external reference frequency. The link clock is independent of the video pixel clock.

GMSL2 uses a packet-based protocol to seamlessly share the link bandwidth between communication channels in a flexible way. Bandwidth allocation is dynamic. An inactive channel consumes no link bandwidth, which allows other active channels to share the full link bandwidth. Maximum packet size is limited, preventing a single channel from consuming link bandwidth for an extended time. In most cases, available link bandwidth exceeds the bandwidth requirement and idle

Maxim Confidential Released to Customer Under NDA Marked to Customer Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

packets are used to fill in the unused link bandwidth.

The same data protocol is used on forward and reverse channels.

GMSL2 Bandwidth Sharing

The GMSL forward bandwidth is shared between video, the I2C/UART control channel, pass-through I2C/UARTs, I2S/TDM audio, SPI, and GPIOs, as well as various protocol specific data exchanges (i.e., info frames, sync, and acknowledgements). The reverse channel bandwidth is also shared with all the above, with the exception of video packets.

The total link bandwidth used by all communication channels cannot exceed the fixed available link bandwidth.

A packet-based transmission format and dynamic bandwidth allocation allow link bandwidth to be shared flexibly among the various communication channels that request the link for packet transmissions. With dynamic bandwidth allocation, an inactive channel consumes no link bandwidth, leaving the full link bandwidth available to be shared by all active communication channels. The packet-based protocol limits the maximum packet size in order to prevent a single channel from monopolizing the link bandwidth at the expense of other channels.

The video and control-channel packets can be assigned a priority level of low, normal, high, or urgent. The scheduler transmits the packet with the highest priority among the pending requests. Packets with maximum latency requirements can be assigned an increased priority.

GMSL2 Bandwidth Calculations

The GMSL2 forward link has a fixed link rate of 3Gbps or 6Gbps. The reverse link rate is also fixed at 187.5Mbps. The GMSL2 protocol overhead is roughly 14%. This leaves approximately 2.6Gbps or 5.2Gbps of data throughput in the forward direction and 162Mbps in the reverse direction.

Worst-case applications must not exceed the available throughput of the forward and reverse links. Maxim's evaluation kit (EV kit) GUI includes a bandwidth (BW) calculator that estimates initial bandwidth requirements. Maxim also offers other tools useful for calculating link bandwidth utilization. For high-bandwidth use cases, consult the factory to ensure error-free performance.

Table 8 provides rough estimates of the GMSL2 bandwidth utilization for each of the communication channels.

GMSL1 bandwidth is directly related to the video PCLK and is either PCLK x 30 or PCLK x 40, depending on BWS and HIBW settings.

Table 8. Forward and Reverse Link Bandwidth Utilization

DATA	APPROXIMATE BANDWIDTH UTILIZATION
Display Video	H x V x fps x bpp x (1 + % blanking/100) x 1.14 (forward direction only)
I^2C	18 to 60 x I^2C clock rate, depending on available link bandwidth
UART	6 x UART bit rate, 5.5 x when parity bit enabled
SPI	2.5 x SPI rate
GPIO	60 x GPIO transition rate without delay compensation 80 x GPIO transition rate with delay compensation enabled
I^2S/TDM	BW = ws_freq x roundup((bps x channelcnt + 27)/18) x 20

Definitions:

H = Horizontal resolution

V = Vertical resolution

fps = Frames per second

bpp = Bits per pixel

ws_freq = Word select frequency

bps = Bits per sample, per audio channel (must be the same for all channels)

Maxim Confidential Release to DRM Only Under NDA
Maxim Restricted Provided to Authorized Distributor FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

channelcnt = Number of audio channels

Control Channel and Side Channels

A µC or other controller can send and receive control and side-channel data over the GMSL2 serial link simultaneously with high-speed video data. All GMSL2 devices support the following interfaces:

- Main I²C/UART (internal access)
- Pass-through I²C/UART
- SPI
- GPIO

All of the above interfaces can pass data through the GMSL2 link, but the GMSL2 device registers can be accessed and configured only through the main I²C/UART interface.

The side channel, with its various interfaces, is accessed through multifunction GPIO pins (MFPs on some devices). Multifunction pins have a default function and can be programmed to an alternate function after power-up. Due to a practical limit in the number of pins available on a given device, not all interfaces can be simultaneously supported.

See Table 13 and the Pin Description section for default and alternate multifunction pin functions, as well as available combinations of interfaces.

Main I²C/UART

The main I²C/UART is located on the SDA_RX and SCL_TX pins of each GMSL2 device. The I²C (SDA, SCL) or UART (Tx, Rx) interface is selected by the CFG0 pin state at power-up. The selected interface provides master access to GMSL2 registers and peripheral device registers from either end of the link.

The master µC can reside on either end of the link (usually the serializer side for display applications and the deserializer side for camera applications). The MAX96789/MAX96791 support dual master µC controllers, provided that software arbitration (such as token passing) is used to prevent packet collisions. The control channel allows only one master µC to communicate at a time.

To configure peripheral devices over the link, the GMSL2 serializer and deserializer must use the same control channel interface (both I²C or both UART). Unlike GMSL1 devices, there is no I²C-to-UART conversion capability. I²C/UART outputs are open drain and require appropriately-sized external pullup resistors to V_{DDIO} for proper operation.

For detailed main channel programming information, see the Control-Channel Programming section under Applications Information.

Pass-Through I²C/UART

GMSL2 devices have two pass-through I²C/UART channels. These channels do not have access to registers in either the GMSL2 serializer or the deserializer; they simply tunnel the I²C or UART signal across the GMSL2 link. This allows I²C channels to be separated so that multimaster conflicts do not occur. I²C/UART outputs are open drain and require appropriately-sized external pullup resistors to V_{DDIO} for proper operation.

SPI

GMSL2 enables a host SPI master on one side of the GMSL2 link to control a peripheral SPI slave on the opposite side. Communication can be in either direction across the GMSL2 link.

The SPI clock range is 600kHz to 50MHz. Take care to meet setup and hold time requirements when using at speeds higher than 20MHz.

Table 9. SPI Latching Edge and Speed

FREQUENCY (MHz)	V_{DDIO} (V)	LATCHING EDGE	SPI_SPEED[1:0]
< 12.5	1.7–2.24	Opposite	01
	2.25–3.6		10
12.5–25	1.7–2.24	Opposite	00

Maxim Confidential Release Provided to China Dedicated FAE Under NDA Maxim Integrated

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Table 9. SPI Latching Edge and Speed (continued)

FREQUENCY (MHz)	V_{DDIO} (V)	LATCHING EDGE	SPI_SPEED[1:0]
	2.25–3.6		01
25–50	1.7–2.24	Same	00
	2.25–3.6		01

Control Channel Latencies

Table 10. Typical Control Channel Latencies

FUNCTION	FORWARD (µs)	REVERSE (µs)	NOTES
I^2C	< 10	< 10	
UART	< 10	< 10	
Audio	< 100	< 100	For typical use cases
SPI	< 10	< 10	Round trip
Ethernet	< 10	< 10	Specific parts only

General-Purpose Inputs and Outputs (GPIO)

GPIOs are typically used to tunnel low speed (< 100kbps) signals over the GMSL2 link. A GPIO tunnel can be set up in the forward (serializer to deserializer) or reverse (deserializer to serializer) direction. GPIO transmissions are transition based; a GPIO packet is created and transmitted on the GMSL2 link when a rising or falling edge transition is detected at a GPI pin. The transition is regenerated at a GPO on the other end of the link.

The multifunction pins GPIO can be programmed as GPI (input), GPO (push-pull output or open-drain output), or GPIO (bidirectional input/output). Each GPIO can also be programmed for 1MΩ or 40kΩ pullup or pulldown (or none). Although an internal pullup is provided, high-speed open-drain outputs require an appropriate value external pullup resistor to V_{DDIO}. Inputs cannot be left unconnected. Always ensure that every pin configured as an input has a pullup or pulldown programmed or is driven by another IC.

A GPI on one side of the serial link can be mapped to a single GPO or multiple GPOs on the other side of the link. Each GPI is assigned a pin ID with the destination GPO(s) on the other side of the link set to the same pin ID. By default, the ID mapping is GPIO0–GPIO0, GPIO1–GPIO1, GPIO2–GPIO2, etc. However, the GPIO mapping can be arbitrarily changed through register settings.

GPI transitions can be transmitted in two modes: delay-compensated and non-delay-compensated. When delay compensation is enabled, the GPI-to-GPO delay across the link is a precise, fixed value. Latency increases, but jitter and skew decrease.

The state of each GPIO can be read or written by register, either locally or remotely, over the GMSL2 link by a µC using the control channel I^2C/UART interface.

In non-delay-compensated mode, channel latency is not fixed. The GPI transition is sent as soon as possible based on priority and available link bandwidth. This variable delay is a result of multiple communication channels sharing the link. Non-delay-compensated mode should be used with signals tolerant to delay variation (i.e., µC interrupts).

MAX96789/MAX96791 register settings allow priorities to be assigned to GPI pins. If no priority is set, GPI transitions are transmitted in the order they occur. However, when priority is set transitions on GPI with higher priority are transmitted earlier.

Typical GMSL2-only GPIO delays for 6Gbps forward and 187Mbps reverse link rates are shown in Table 11.

Table 11. Typical GPIO Delays for Forward and Reverse Link Transmission

	DELAY COMPENSATION	DELAY
GPIO forwarding from serializer to deserializer (6Gbps forward channel)	0	720ns
	1	3.5µs

Maxim Confidential
Released Only Under NDA
Provided to China Dedicated PAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Table 11. Typical GPIO Delays for Forward and Reverse Link Transmission (continued)

GPIO forwarding from deserializer to serializer (187Mbps reverse channel)	0	6µs
	1	15µs

GMSL1 Backwards Compatibility

The MAX96789/MAX96791 is designed to pair with any GMSL1 deserializer. However, all features of a given GMSL1 deserializer may not be supported. GMSL1 backwards compatibility supports forward link rates from 500Mbps to 4.5Gbps and a reverse link rate of 1Mbps. The full 4.5Gbps GMSL1 forward link bandwidth is available only when the MAX96789/MAX96791 are paired with select GMSL2 deserializers that include GMSL1 support. In this case, both devices must be configured to use GMSL1 compatibility mode. When the MAX96789/MAX96791 are paired with a legacy GMSL1 only deserializer, the devices must be configured for GMSL1 compatibility mode, and the available forward link rate is reduced to the rate limitations of the specified GMSL1 deserializer.

Table 12 specifies the availability of common GMSL2 features in GMSL2 devices that are operated in GMSL1 mode. Note that some GMSL2 features, such as SPI, are only available in GMSL2 mode, and as a result they are never available in GMSL1 mode regardless of the devices used. Features not supported by both devices in a link should be disabled. All enabled features must be configured with the same settings at both ends of the link.

Most features specified in Table 12 can be enabled or disabled by appropriate register configuration or by the state of configuration input pins at power-up. Hardware design of both serializer and deserializer subsystems should account for the correct connection of configuration pins to achieve the desired settings. Interfacing coax interconnects to non-coax capable GMSL1 devices requires special hardware considerations to ensure reliable functionality. Contact the factory for additional information regarding general GMSL1 operation or GMSL1/GMSL2 device interoperability.

Table 12. Feature Availability in GMSL1 Mode

FEATURE NAME	GMSL2 SERIALIZER IN GMSL1 MODE	GMSL2 DESERIALIZER IN GMSL1 MODE
Coax	Yes	Yes
Bus Width Select (BWS)	Yes	Yes
High-Bandwidth Mode (HIBW)	Yes	Yes
Data Rate Select (DRS) (Low speed mode)	Yes	Yes
DBL (Double Mode)	Yes	Yes
HSYNC/VSYNC Encoding	Yes	Yes
Pixel CRC (6 bits per pixel)	Yes	Yes
Video Line CRC (32 bits per line)	Yes	Yes
Hamming Error Correction	No	No
I^2C to I^2C	Yes	Yes
UART to UART	Yes	Yes
UART to I^2C	No	No
Pass-Through I^2C Channels	No	No
I^2C Address Translation	Yes	Yes
SPI Control Channel	No	No
High-Immunity Mode	Yes	Yes
REV_FAST with HIBW Mode	Yes	Yes
Packet Control Channel with CRC	Yes	Yes
Packet CC Retransmission	Yes	Yes

Maxim Confidential Released to China Dedicated FAE Company Only Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Table 12. Feature Availability in GMSL1 Mode (continued)

Configuration Link	Yes	Yes
I²S on Forward Link	Yes	No
I²S on Reverse Link	No	No
7.1 TDM	Yes	No
GPI to GPO on Reverse Channel	Yes	Yes
Frame Sync	Yes	Yes
Delay Compensated GPI/GPO	No	No
Line Fault	Yes	Yes
UART Base Mode	Yes	Yes
UART Bypass Mode	Yes	Yes
Spread Spectrum	Yes	Yes
Serializer Pre/Deemphasis	No	No
Deserializer Legacy Programmable Equalization	No	No
Deserializer Adaptive Equalization	Yes	Yes
Twisted Pair Splitter Mode	No	N/A
Auto HDCP	No	No
Watermark	Yes	Yes
Video Timing Generator	Yes	No
Video Crossbar	Yes	Yes
PRBS	Yes	Yes
CNTL0,1,2,3 on Forward Channel	Yes	Yes
A/V Status Register Interrupt	No	No
Serializer Audio Output from HDMI Source	Yes	N/A
HS/VS/DE Inversion	Yes	Yes
WS/SCK Inversion	Yes	N/A
Jitter-Filtering PLL	No	No
Sleep Mode	Yes	Yes

GMSL2 Physical Layer

Maxim's GMSL2 family of serial links have transmitter and receiver capability enabled simultaneously, allowing full-duplex operation on a single wire. A single cable between the serializer and deserializer delivers data transmitted from each end of the link. Forward transmission is data sent from the serializer to the deserializer. Reverse transmission is data sent from the deserializer to the serializer.

Forward rate options are fixed at 3Gbps or 6Gbps, depending on CFG1 pin configuration at power-up. Reverse rate options are fixed at 187.5Mbps. Both forward and reverse rates are doubled in dual-link configuration, in which a serializer and paired deserializer are connected using two links. Dual-link mode is not available in all GMSL2 device configurations.

Cabling Options

GMSL2 supports operation with either 50Ω coaxial or 100Ω shielded twisted pair (STP) cabling. GMSL2 applications using two links can also use shielded twisted quad (STQ) cabling.

Cables must have sufficient return and insertion loss characteristics for best full duplex link performance. The available link rates and GMSL dynamic link optimization enable support of a wide range of cabling options. Contact the factory for

Maxim Confidential Release to DMC Under NDA
Maxim Integrated Company Confidential Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

insertion and return loss guidelines.

Coax or STP operation is determined by the level of CFG1 at power-up. See the Configuration Tables section.

In coax mode, use only the noninverted SIO pin. In STP configurations, both the non-inverted and inverted SIO pins are enabled by default. Any unused SIO pins should be AC terminated with 50Ω to ground.

Following the GMSL2 design guidelines allows cables in excess of 15m length for coax or 7.5m for STP commonly used in the automotive industry. Longer cable lengths can potentially be used with careful system design and appropriate cable and connector specification. Achieving the greatest cable lengths makes some assumptions, including two in-line connectors in addition to the endpoint connectors, 25mm of PCB trace at each end, proper layout techniques, and high cable quality. Contact the factory for additional details regarding the GMSL2 channel specification.

A 100nF AC-coupling capacitor is used for a GMSL2 link, or a GMSL1 link in High Immunity Mode (HIM). A 220nF AC-coupling capacitor is normally used for non-HIM GMSL1 links.

Clocking

GMSL Reference Clock

The GMSL2 devices require a reference clock source to generate the 6GHz line rate clock and associated internal clocks. Both the serializer and deserializer can be clocked with an external 25MHz crystal or an external clock source with a frequency accuracy of ±200ppm.

Reference Clock Output

The MAX96789/MAX96791 can share a crystal by utilizing a reference clock output. RCLKOUT can be used as a reference clock by another serializer in close proximity. This arrangement eliminates the need for an additional external crystal or oscillator for the second serializer. The RCLKOUT has programmable division ratios of one, two, and four.

Spread-Spectrum Clocking

Maxim's GMSL2 links provide exceptional EMI performance. Optional spread-spectrum clocking (SSC) is available to mitigate electromagnetic interference emitted from devices and interconnections and to provide additional margin.

SSC reduces peaks in the frequency spectrum by spreading the signal over a wider bandwidth. The spread has a 25kHz sawtooth modulation profile, programmable to deviate up to 2500ppm peak-to-peak from the center frequency.

AEQ (Adaptive Equalization)

GMSL2 devices automatically adapt receiver characteristics to compensate for the insertion and return loss characteristics of the channel, which consists of the cables, connectors, and PCBs. This optimizes performance on any channel that meets the GMSL2 channel specification. The equalizer architecture makes GMSL2 links robust against noise, crosstalk, and reflections. Initial adaptation is performed during link lock and then is invoked at a ~1Hz rate to track temperature and voltage variations. The adaptation process optimizes the equalizer coefficients to maximize the eye opening by using the built in eye-opening monitor.

Power-Up and Link Startup

GMSL2 ICs are in power-down mode when PWDNB pin is low or when any of the power supplies are disabled. When in power-down mode, device configuration is reset to the default power-up state.

The serializer and deserializer may power up in any order. After PWDNB is released and all power supplies have settled, each device starts its power-up sequence and performs the following operations:

1. CFG pin states are latched and internal registers are set accordingly. See Table 3, Table 4 and Table 5 for details.
2. The main control channel (I^2C or UART) is functional on local side. The device registers are writable and readable.
3. The link is established based on the following settings:
    1. Single link auto selection mode (AUTO_LINK = 1 and LINK_CFG = 1 or 2): Automatically select which PHY to use to establish a GMSL2 link by periodically trying to handshake using PHY A and PHY B.
    2. Single link manual selection mode (AUTO_LINK = 0 and LINK_CFG = 1 or 2): If LINK_CFG = 1, establish a link

Maxim confidential
Released to Empty for certification only
Provided to China Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

using PHY A. If LINK_CFG = 2, establish a link using PHY B.
3. Dual link mode (LINK_CFG = 0): Establish a link using both PHYs.
4. Splitter (serializer)/aggregator (deserializer) mode (LINK_CFG = 3): Establish a link using both PHYs (for specific applications only).

4. Each enabled PHY performs link calibration, equalizer adaptation, and data channel locking. Both devices set their LOCK pins high.
5. The control channel is available from or to the remote side. If using the internal V_{DD} regulator (V_{DD} = 1.2V), enable the regulator function as described in the Power Supplies section.

The link-up process, from the time that the last part's PWDNB input is brought high, takes approximately 20ms nominally and 100ms maximum for any channels that meet the GMSL2 channel specification.

After the link is established, all devices can be configured. This can be done locally or remotely over the control channel by a microcontroller on either side of the link.

CFG[2:0] Pins

The CFG[2:0] pins are used to set the initial register values and functional modes of the device at power-up. At power-up the voltage levels at the CFG[2:0] input pins are latched. The decoded levels set initial register values and functional modes that may not be easily programmed through I^2C or UART after the IC powers up. The configuration tables provide the exact details on how to choose resistor values for the CFG[2:0] pins.

The CFG[2:0] pins are shared with MFP pins. Before the pin levels are latched, the chip does not drive the pin. The user should connect a proper valued precision resistor according to the required setting for each CFG pin. Use the MFP pins, which also function as CFG pins, only as outputs after power-up.

See Table 3, Table 4 and Table 5 for details.

Link Lock

Link lock happens automatically on power-up and is an indication that the cable is plugged in and the system is up and running. Lock is obtained with no interaction or commands from the µC to the GMSL parts. Both serializers and deserializers have an open-drain LOCK output pin and a related status register.

Link lock indicates that the PLLs for the GMSL2 link are locked to each other and the data receive paths are locked (forward channel in the serializer, reverse channel in the deserializer). Video and control channel functions (I^2C/UART, SPI, GPIO, audio) can be used immediately after link lock is asserted.

In dual-link and splitter configurations, only one link locks automatically. The user must then program the serializer to the desired operating mode.

The GMSL2 link uses the crystal or external reference input as the reference clock for the GMSL2 link, so a valid video input (pixel clock) is not needed for the GMSL2 link to lock.

Device Reset

There are three general reset options available through register writes:

1. RESET_ALL resets all blocks including all registers, digital blocks, and analog blocks. This process is similar to driving the PWDNB pin low and then high.
2. Setting RESET_LINK resets all GMSL PHY-related digital logic and all data pipeline. After this bit is set, all control registers are still accessible through local control channel. The link remains in RESET until RESET_LINK is cleared.
3. RESET_ONESHOT resets all GMSL PHY-related digital logic and all data pipeline and then automatically clears itself. This is similar to setting and clearing RESET_LINK.

Program registers that affect GMSL-2 link operation (i.e., TX_RATE, RX_RATE, CXTP_A/B, AUTO_LINK, LINK_CFG, GMSL2) first, followed by RESET_LINK or RESET_ONESHOT.

Power Standby and Sleep Mode

A power manager block is present in all GMSL2 products. Its primary function is to monitor supply voltages and control power-down (standby) and sleep modes.

Maxim Confidential Release for DEMO Under NDA
Maxim Confidential Maxim Confidential Under NDA
Maxim Confidential Release for DEMO Under NDA
Maxim Confidential Maxim Confidential Under NDA
Maxim Confidential Release for DEMO Under NDA
Maxim Confidential Maxim Confidential Under NDA
Maxim Confidential Release for DEMO Under NDA
Maxim Confidential Maxim Confidential Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

There are two ways to go into low power mode while all power supplies are active: assertion of the PWDNB pin or invocation of the sleep state. Both states offer very low-power supply currents.

Asserting the PWDNB pin (active-low) places the device in standby power mode and resets the digital registers and configurations to their default power-up condition. Any supply dropping below its internal threshold settings also places the device in power-down mode. In the event the power supply recovers, the device returns to the default power-up state with default register settings. The user must then reinitiate device startup and reprogram all registers.

The sleep state offers the preservation of all critical register settings and configurations. The device can be put into the sleep state through an I^2C/UART command. The resume state restores the device back to the presleep condition without the need for additional register writes. Resume is invoked by an I^2C command or a low-frequency clock beacon transmitted from the master device over the GMSL2 link.

Multifunction Pin Assignments

The MAX96789/MAX96791 provides a wide range of peripheral I/O functions. These functions are mapped through the register control to an array of multifunction pins (MFP). Each MFP has several possible functions, but only one can be used at a time.

In most cases, MFP pins can be used as a generic I/O pins, although there are some limitations with a limited number of pins supporting only CMOS GPO functionality or open-drain output functions. The various peripheral interfaces and other special functions are distributed between different pins, enabling the user to utilize a variety of interfaces and special functions simultaneously.

Some functions require only a single MFP, but many are implemented across a group of MFPs. For example, LOCK is a single MFP, but SPI takes several MFPs. A user selects MFP functions to suit their use case by programming the appropriate registers.

The Pin Description section shows default and alternate functions for each MFP, listed in order of priority (highest first). Table 13 also shows priority, left to right, with highest priority on the left. A higher priority function must be disabled when a lower-priority function is enabled, both by register writes.

Each MFP is placed in one of four speed groups, with each speed group having a default output transition time setting for typical transition times for each TTS setting. To change drive strength of a group of pins, simply find the desired I/O function in Table 13 and check the speed group with which it is associated. This is specified in the column called Speed Group. The relevant register field for each speed group is called GROUP_x_SPEED where x is the A, B, C, or D depending on the speed group. The register field can be programmed with one of the four possible TTS settings given in Table 14 to specify the transition time of a given group of pins.

Table 13. MFP Pin Function Map

PIN	LATCH ON POWER-UP	I^2C/UART	AUDIO	SPI	OTHER FUNCTIONS	GPIO	GMSL2 BASELINE	GMSL1 BASELINE	SPEED GROUP (DEFAULT TTS)
MFP0					Lock, MS	GPIO00	LOCK (ODO, 40K pullup)	GPO0 (ODO, 40K pullup)	A (11)
MFP1					ERRB	GPIO01	ERRB (ODO, 40K pullup)	LFLTB / ERRB (ODO, 40K pullup)	A (11)
MFP2				SCLK	GPO (GMSL1)	GPIO02	Disabled (1M pulldown)	GPO (GMSL1) (Push-pull	B (10)
MFP3					RCLKOUT	GPIO03	Disabled (1M pulldown)	Disabled (1M pulldown)	C (10)
MFP4	CFG0					GPO4	Disabled	Disabled	A (11)
MFP5	CFG1					GPO5	Disabled	Disabled	A (11)

Maxim Integrated Confidential Release Only Under NDA Provided to China Dedicated EAU Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Table 13. MFP Pin Function Map (continued)

PIN	LATCH ON POWER-UP	I²C/UART	AUDIO	SPI	OTHER FUNCTIONS	GPIO	GMSL2 BASELINE	GMSL1 BASELINE	SPEED GROUP (DEFAULT TTS)
MFP6	CFG2				GPO_B (GMSL1)	GPO6	Disabled	GPO_B (GMSL1) (Push-pull)	A (11)
MFP7			WSOR2/ WS			GPIO07	Disabled (1M pulldown)	Disabled (1M pulldown)	D (10)
MFP8			SCKOR2/ SCK			GPIO08	GPO8 (push-pull, with default Hi)	GPO8 (push-pull, with default Hi)	D (10)
MFP9			SDOR2/ SD		CNTL4(GMSL1)	GPIO09	Disabled (1M pulldown)	Disabled (1M pulldown)	D (10)
MFP10		SDA2_RX2	WSOR/ WS2		CNTL0(GMSL1)	GPIO10	Disabled (1M pulldown)	CNTL0 (1M pulldown)	D (10)
MFP11		SCL2_TX2	SCKOR/ SCK2		CNTL1(GMSL1)	GPIO11	Disabled (1M pulldown)	CNTL1 (1M pulldown)	D (10)
MFP12			SDOR/ SD2			GPIO12	Disabled (1M pulldown)	Disabled (1M pulldown)	D (10)
MFP13					LMN0	GPIO13	Disabled (1M pulldown)	Disabled (1M pulldown)	A (11)
MFP14					LMN1	GPIO14	Disabled (1M pulldown)	Disabled (1M pulldown)	A (11)
MFP15				RO, SS2	LMN2	GPIO15	Disabled (1M pulldown)	Disabled (1M pulldown)	B (10)
MFP16				BNE, SS1	LMN3	GPIO16	Disabled (1M pulldown)	Disabled (1M pulldown)	A (11)
MFP17				MOSI	CNTL2 (GMSL1)	GPIO17	Disabled (1M pulldown)	CNTL2 (1M pulldown)	B (10)
		SDA1, RX1							I²C
MFP18				MISO	CNTL3 (GMSL1)	GPIO18	Disabled (1M pulldown)	CNTL3 (1M pulldown)	B (10)
		SCL1, TX1							I²C
MFP19		SDA, RX				ODO19/ GPIO19	SDA, RX (40K pullup)	SDA, RX (40K pullup)	I²C
MFP20		SCL, TX				ODO20/ GPIO20	SCL, TX (40K pullup)	SCL, TX (40K pullup)	I²C

Table 14. Control- and Side-Channel Typical Rise and Fall Times

TRANSITION TIME SETTING (TTS)	RISE TIME (ns) (20% to 80%)		FALL TIME (ns) (80% to 20%)	
	V_{DDIO} = 1.8V	V_{DDIO} = 3.3V	V_{DDIO} = 1.8V	V_{DDIO} = 3.3V
00	1.0	0.6	0.8	0.5
01	2.1	1.1	2.0	1.1
10	4.0	2.3	4.3	2.3
11	8.8	5.0	10.1	5.1

Maxim Confidential Release to OEM Under NDA
Maxim Integrated Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Table 14. Control- and Side-Channel Typical Rise and Fall Times (continued)

TRANSITION TIME SETTING (TTS)	RISE TIME (ns) (20% to 80%)		FALL TIME (ns) (80% to 20%)	
I2C	N/A	N/A	40	30

MFP I/O Properties

Table 15 defines the pin I/O properties for each of the MFP functions.

Table 15. MFP Pin I/O Properties

MFP Function	PIN I/O PROPERTIES
GPIOs	Programmable Push-pull or push or pull or no_drive Pullup, pulldown with selectable 1MΩ or 40kΩ Input or output or input/output
SCLK, RO, MOSI, MISO, WS, SD, SCK, MS, CNTL*	CMOS in with 1MΩ pulldown, no drive
SCLK,BNE,SS1,SS2,MISO,MOSI,WSOR,SDOR,SCKOR,GPO,RCLKOUT	CMOS out push-pull driver, no pulldown or pullup
SDA_RX, SSCL_TX, SDA1, SCL1, SDA2, SCL2, LOCK, ERRB	Open drain 40K pullup with strong drive to 0

MFP Pin Equivalent Circuits

In general, MFP pins can all be classified as either programmable high speed GPIO or programmable I2C/ODO (Open Drain Output) GPIOs. Equivalent circuit representations are below.




Figure 31. Standard High Speed GPIO

Maxim Confidential Release 1.0 Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA




Figure 32. Standard I²C GPIO

Link Integrity Functions

Line Fault

GMSL2 serializers include a novel line fault detection circuit. It detects and reports open-circuit, short-to-battery, short-to-ground, and line-to-line short. The line fault monitor requires external resistors R_{EXT} and R_{PD} connected to the LMN_ pins as shown in Figure 33 and Figure 34.

The line fault monitor is disabled by default, and configuration options are available through registers. Its status can be read by register. If unmasked, a line fault condition asserts ERRB. Line fault detection cannot be used in conjunction with power over coax (POC).

The line fault monitor pins offer flexible connection and programming. On parts with multiple GMSL2 links, either pair (i.e., LMN0/1 or LMN2/3) can be used with either link (i.e., SIOAP/N OR SIOBP/N). In addition, the pins within each pair can be assigned to either polarity of the link.

Maxim Confidential Released only for DEMO Under NDA
Maxim Integrated Confidential Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA




Figure 33. Typical GMSL2 Link Application Circuit for Coax Cable




Figure 34. Typical GMSL2 Link Application Circuit for Twisted Pair

Error and Fault Condition Monitoring

Both the serializer and deserializer have an open-drain, multipurpose error reporting and interrupt status output. The active-low ERRB pin is driven by the logical OR of a wide variety of error and event status indicators. The ability of each error condition to drive ERRB is maskable by register settings. Each error and event that can drive ERRB has a status flag within a subblock of registers, so the reason for assertion of ERRB can be determined by reading the register status.

Eye-Opening Monitor

The eye-opening monitor (EOM) enables GMSL2 parts to monitor the link margin on an active link and generate an

Maxim Confidential Release to DFM Under NDA
Maxim Confidential Property of Company Dedicated FAE Under NDA
Maxim Confidential Provided to China

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

interrupt if it falls below an acceptable level. For example, if a cable is damaged the link can run error free, but have less link margin than desired. This allows the customer to proactively react to deteriorating cable performance before any link errors occur. GMSL2 devices can measure the horizontal or vertical eye opening of the equalizer's output. The measurement is activated automatically at a ~1Hz rate once a link is active. The EOM block compares the data sampled at the center of the eye with a sample offset in phase for the horizontal EOM or offset in voltage for the vertical EOM. The eye opening is then reported, and the EOM can trigger an interrupt or a reset if the opening falls below user-defined thresholds.

Video Line CRC

A CRC32 polynomial is used to generate an optional 32-bit code at the end of each DE or HS pulse. This code is transferred to the receiver side using info frames. The CRC checker generates the same code on the receiver side and checks if the generated and received CRC codes are the same. If not, it asserts an error. The CRC check is done at every falling edge of DE on the receiver side even if the info frame is not received.

PRBS

Video PRBS

The video channel has a PRBS generator in the serializer and a PRBS checker in the deserializer for testing the video channel operation. The video PRBS generator can work with the PCLK recovered by the serializer from an HDMI, parallel, or MIPI input. Note that all link bandwidth is not used by the video channel alone in GMSL2 mode, so it is possible to have a bit error on the link that does not cause a video PRBS error.

Audio PRBS

The audio channel includes a PRBS generator on the transmitter side and a checker at the receiver side for testing the audio channel operation. The audio PRBS generator can operate using the incoming I^2S SCK and WS signals or an internally generated reference clock. The detected audio channel bit errors are reported through a status register.

Watermarking

The watermarking block allows users to detect a frozen frame failure in a frame-based processing system between the generator and detector. This feature is specifically targeted to detect frozen frames caused by SOCs in safety-critical applications. It does not detect frozen frames that occur before the watermark generator or after the watermark detector.

GMSL2 devices contain both a watermark generator and watermark detector. This allows both serializers and deserializers to insert a watermark or detect a watermark in a safety-relevant video stream. The watermark generator inserts a time-varying watermark that is highly redundant and robust to image processing and display stream compression. The watermark detector looks for this time-varying watermark, and if it fails to see all the generated watermarks, this indicates a frozen frame failure in a frame-based processing system between the generator and detector. Upon detection of this error condition, the watermark detector can generate an interrupt and/or blank the output video returning the display to a safe-state in less than 500ms.

HDCP (High-Bandwidth Digital Content Protection)

Overview

High-bandwidth digital content protection (HDCP) is an encryption scheme to protect digital audio and digital video content in various protocols. The GMSL2 links support HDCP v1.4. For power savings, the HDCP circuits are powered down by default. Once the user enables HDCP, the function powers up and performs authentication, after which link integrity checks are periodically performed by hardware through a dedicated control channel over the GMSL2 link. HDCP interrupts can be generated and status registers provide status of authentication progress indicating success and a ready state to the upstream video source. Each HDCP device has a factory-programmed unique device ID called a key selection vector (KSV) and associated private keys. They are licensed from DCP LLC.

Maxim Confidential Released Device Under NDA Maxim Integrated Confidential Provided to China Under FAT Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Repeater Support

The MAX96791 does not support HDCP repeater mode as there is no HDCP support at the DSI interface. It does support repeater mode for cascaded GMSL links.

Auto HDCP Operation

GMSL2 has an auto HDCP (AHDCP) feature that fully automates the GMSL2 HDCP1.4 key exchange authentication without requiring external µC involvement. Authentication and link integrity checks are done by hardware through a dedicated control channel over the GMSL2 link.

GMSL2 AHDCP has an optional fast mode to perform a link integrity check on every frame. This reduces the video out of encryption synchronization duration down to as few as two frames.

Dual GMSL2 Links

There are two HDCP 1.4 engines in the serializer that work independently for the HDCP authentication and link integrity check. This supports configurations that have one GMSL2 serializer connected to two GMSL2 deserializers with HDCP operation.

Power Supplies

The MAX96789/MAX96791 provide flexible power-supply configurations.

The 1V core supply can be provided directly or supplied by an internal regulator. To minimize power dissipation, connect 1.0V ±5% to V_{DD}. If V_{DD} < 1.1V and CAP_VDD < 1.05V, the regulator is automatically disabled at power-up and low-resistance switches connect V_{DD} to the internal supply rails. For the internal regulator, connect 1.2V ±5% to V_{DD}. Following power-up, write REG_ENABLE = 1, then write REG_MNL = 1 as part of the device initialization to enable the internal LDO.

The V_{DDIO} supply for the GPIO pins can be 1.8V to 3.3V for flexibility in accommodating devices interfacing to the part. The allowable supply voltage range is 1.7V (1.8V -5%) to 3.6V (3.3V +9%).

V_{DD18} is the primary analog supply. Connect 1.8V ±5%.

Properly bypassing all power supplies is essential to ensuring high frequency circuit stability. See Table 1 for power supply tolerances and noise requirements. Contact factory for guidance on sharing supplies and optimizing supply decoupling.

The MAX96789/MAX96791 provide extensive power supply diagnostics capabilities. Undervoltage detection is included for all power supplies. Moderate undervoltage conditions on the V_{DD18} and V_{DDIO} supply voltages can be indicated using either the ERRB pin or by reading the register field associated with the power supply undervoltage flag. An undervoltage condition on the V_{DD} supply, which could corrupt the register configuration, is detected by the power manager and results in a reset. Similarly, a severe undervoltage condition on V_{DD18} or V_{DDIO} also results in a reset. When a reset occurs, device configuration reverts to the power-up default state when the supplies have recovered, and the host device must initiate the power-on initialization procedure to return the device to full operation.

Overvoltage detection is also provided, although only for the internal V_{DD} supply voltage (CAP_VDD). As in the case of undervoltage events, an overvoltage situation can be reported by the ERRB pin in addition to a dedicated internal interrupt flag. No further action is taken by the power manager during an overvoltage situation, and the device will continue to operate normally, although it may sustain damage depending on the duration and magnitude of the overvoltage event.

When relying on the ERRB pin to convey the occurrence of an undervoltage event, connect an external 1MΩ resistor between the ERRB pin and ground because ERRB is not a power-up default MFP function. As a result, following a reset that is triggered by an undervoltage event, the ERRB MFP pin reverts to high impedance as opposed to ERRB. During an error state, the host device expects ERRB to drive logic low, and the presence of the aforementioned resistor enables the appropriate logic level to be maintained following the reset, alerting the host device that attention is required.

There is no specific power supply ramp sequence required.

MAXIM Confidential
Provided to Customer Under NDA
Released for Limited FAE Use Only

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Thermal Management

Power consumption of GMSL2 devices varies based on their use case. Take care to provide sufficient heat dissipation with proper board and cooling design techniques. The package's exposed pad must be connected to the PCB ground plane by an array of vias. This approach simultaneously provides the lowest electrical and thermal impedances.

System thermal management must keep the operating junction temperature below +125°C to meet electrical specifications and avoid impacting device reliability.

Refer to Tutorial 4083 (*www.maximintegrated.com/thermal-tutorial*) for further guidance.

Maxim Confidential Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Applications Information

Control Channel Programming

GMSL device registers can only be accessed and configured through the main I²C/UART interface. By default, the main I²C/UART channel is also sent to the remote-side device and any peripheral connections. For multi-master configurations, with microcontrollers connected to both the serializer and deserializer, disabling the remote control channel through register settings prevents bus contention.

Device Address

Each device on the I²C/UART control channel must have a unique address. The GMSL2 device address is set to one of several 7-bit addresses according to the voltage level of the CFG0 pin at power-up. See the Latch-On Power-Up Pins section. Note that device address can be changed after power-up by writing to the DEV_ADDR register.

Host-to-Peripheral Main I²C and Pass-Through I²C Communication

When communicating between a host and peripheral, main and pass-through I²C operation is the same. An I²C tunnel across the GMSL2 link connects the host's I²C master to the remote I²C slave. This logically connects separated I²C buses, enabling I²C transactions across the serial link to occur (with some delay) as if performed on the same physical I²C bus. The GMSL2 serializer and deserializer are intermediary devices; the host I²C master connects to a GMSL2 device I²C slave, and the peripheral I²C slave connects to a GMSL2 device I²C master.

For example, when the host I²C master transacts on one side of the link (local-side), data is forwarded to the other side (remote-side) by the I²C slave of the local-side GMSL2 device. Data is then received by the I²C master of the remote-side GMSL2 device, which in turn generates the same I²C transaction with the peripheral slave I²C. The remote-side GMSL2 device sends back any I²C data expected by the local-side.

The I²C interface uses clock stretching (holding SCL low) to account for timing differences between master and slave and to allow time for data to be forwarded and received across the serial link. The host I²C master and peripheral I²C slave must support clock stretching by the GMSL2 device.

SDA and SCL lines operate as both an input and an open-drain output. Pullup resistors are required on SDA and SCL.

Each transmission consists of a START condition sent by a master, followed by the device's 7-bit slave address plus a R/W bit, register address bytes, one or more data bytes, and finally a STOP condition.

Register addresses are 16-bits wide. Single or multiple data bytes can be written or read (by address autoincrements).

Main I²C Host-to-GMSL2 Device Communication

The host I²C master has access to GMSL2 serializer and deserializer registers. The host can program GMSL2 device registers to change the pass-through I²C/UART interface from I²C to UART.

I²C Write Packet Format




Figure 35. I²C Write Packet Format

I²C Read Packet Format




Figure 36. I²C Read Packet Format

Maxim Confidential
Released only by DHMC under NDA
Maxim Integrated Provided to China Nedrail FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Main UART

When the main I2C/UART interface is configured as UART, there are two operating modes: base and bypass.

UART Base Mode

Base mode is the communication means that allows a µC to access serializer/deserializer registers as well as registers on peripheral devices. Base mode is enabled by default at power-up. In base mode, the µC is the host and can access the registers of both the serializer and deserializer from either side of the link using the GMSL2 UART packet protocol. The µC can also program the peripherals on the remote side by sending the UART packets to the serializer or deserializer. The µC communicates with a UART peripheral in base mode (through INTTYPE register settings). The device addresses of the serializer and deserializer in this mode are programmable.

In base mode, serializer, deserializer and peripheral registers can be written and read using the half-duplex GMSL2 UART protocol.

Figure 37 shows the UART protocol for writing and reading in base mode.




Figure 37. GMSL2 UART Protocol for Base Mode

UART Bypass Mode

In bypass mode, the serializer/deserializer ignore UART commands from the µC, allowing the µC to communicate only with peripheral devices. The µC cannot access the serializer/deserializer's registers in this mode. The UART transitions are simply sent over the GMSL link. Ignoring UART transactions prevents inadvertent misprogramming of serializer and deserializer registers. The device addresses of the serializer and deserializer in this mode are not programmable.

Switching Between UART Base and Bypass Modes

There are two ways to switch between base mode and bypass mode: by programming the register or by using the MS pin.

Two modes can be set by programming: temporary or permanent. In temporary mode, bypass mode is active only as long as there is UART activity. When there is no UART activity for a selected timeout, both devices exit bypass mode and the bit is automatically cleared. In permanent mode, the devices stay in bypass mode until the next power-down.

When set by the MS pin, a high pin level puts the device into bypass mode, and a low level puts the device in base mode. MS is set on-the-fly and is not latched on power-up.

UART Frame Format

Regular UART frames with an even parity bit are used to carry 1 byte of data each. A frame consists of a low start bit followed by eight data bits, a parity bit, and a high stop bit. The parity bit is high if the number of ones in the 8 bits of

Maxim Confidential Released to DFMC Under NDA
Maxim Integrated Company Confidential Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

data is odd, otherwise, the parity bit is low. There must be at least one high stop bit. If the next frame is in the same packet, there can be at most four high bits from the end of the stop bit to the beginning of the next start bit. Note that in the case of a parity bit error, the packet, starting from the frame with the error, is discarded. The start of each frame is always a high-to-low transition (i.e., the stop bit is high and the start bit is low). The phase of the internal UART bit clock is adjusted using the start bit of each frame. The framer uses the synchronization frame (i.e. the first frame of a UART packet transmission) to calibrate the length of one UART bit in terms of the internal oscillator clock. In bypass mode, the parity bit is enabled by default, but the frames are not checked for parity errors. Either even or odd parity can be used. The parity bit is passed along with UART data transmissions; the recipient of the data must perform error checking. The parity bit can optionally be disabled in bypass mode before entering bypass mode. Note that the bit rate in bypass mode must be the same bit rate last used in base mode.




Figure 38. UART Data Format for Base Mode

Synchronization Frame

The serializer/deserializer must calibrate internal bit length counters with the UART bit rate for proper recovery of UART frames. A sync frame (a regular UART frame with the value 0x79) is sent as the first frame of each data packet from the µC and is used to calibrate the bit length in terms of the device's internal 150MHz clock. Sync frames must be properly detected before the subsequent frames of the packet can be correctly received. When the line stays high for at least 32 bits, the packet boundary is reset and the framer begins waiting for the next sync frame.




Figure 39. UART Synchronization Frame

Acknowledge Frame

When a packet is successfully received, the addressed device responds with an acknowledge frame to inform the µC that no errors were detected in the transmitted packet, and it was recognized as valid. This is sent after the last bit of a successfully recognized packet has been received. The acknowledge frame is a regular UART frame (value 0xC3). Data written to the serializer/deserializer registers do not take effect until after the acknowledge byte is sent.




Figure 40. UART Acknowledge Frame

Write Packet

Write packets consist of a five-byte packet header followed by one or more data bytes. A packet is recognized as a write packet when the LSB of the device address frame is 0. The addressed device responds with an acknowledge frame if no errors were detected while receiving a valid write packet. Byte count indicates the number of data bytes to be written and

Maxim Confidential Release Pending Provided to China Dedicated OEM Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

this value cannot be 0.




Figure 41. UART Write Packet Format

Read Packet

Read packet consists of five bytes. The LSB of the device address frame is 1 for read packets. If no errors were detected while receiving a valid read packet, the addressed device responds with an acknowledge frame followed by one or more data bytes. Byte count indicates the number of data bytes to be read and this value cannot be 0.





Figure 42. UART Read Packet Format

Maxim Confidential Release to DEMO Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Typical Application Circuits

Typical Application Circuit



PIN NUMBER	DESCRIPTION
6, 22	CAP_VDD, 0.1µF each, and 10µF on one pin to EP* input
7, 8, 20, 21	SIO_, GMSL high-speed trace, maintain 50Ω characteristic impedance, 100nF AC capacitor required. Refer to GMSL Hardware Design Guide.
9, 19	V_{DD18}, 1.8V analog supply. 0.01µF each, and 10µF on one pin to EP*
10	CFG0, 1% tolerant resistor tree to set configuration
11	CFG1, 1% tolerant resistor tree to set configuration
12	CFG2, 1% tolerant resistor tree to set configuration
13, 14	SDA_RX/SCL_TX, Resistor pullup to IOV_{DD}
15, 16	X1/OSC, X2 Oscillator, 25 MHz ±200 PPM crystal, low jitter with load capacitors, feedback resistor is internal to IC
18	XRES, 402Ω 1% tolerant to EP*
23	V_{DD}, 1.0V or 1.2V supply, 0.01µF and 0.1µF to EP*. Can apply 1.0V or 1.2V using internal LDO.
28	V_{DDIO}, 1.8V or 3.3V supply, 0.01µF and 10µF to EP*
33-42, 43-52	MIPI DSI interface pins. MIPI DSI differential interface signals. Route 100Ω differential, length matched short traces.

*EP is exposed pad to GND

Power Assumption: Clean power supply rails near pins by proper bypass capacitor placements with filtered PMIC rails.

CAP_VDD and V_{DD18} should be routed independently even if same net. Each should have their own routing to their own bypass capacitors, as each support their own GMSL PHY A/B.

Maxim Confidential
Released to Public Under NDA
Maxim Integrated Confidential
Provided by Authorized AE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Ordering Information

PART NUMBER	TEMP RANGE	PIN-PACKAGE	HDCP	TOP MARKING
MAX96789GTN/V+	-40°C to +105°C	56-lead TQFN-EP	No	MAXIM
MAX96789GTN/V+T	-40°C to +105°C	56-lead TQFN-EP	No	MAXIM
MAX96791GTN/V+*	-40°C to +105°C	56-lead TQFN-EP	Yes**	MAXIM
MAX96791GTN/V+T*	-40°C to +105°C	56-lead TQFN-EP	Yes**	MAXIM
MAX96789GTN/VY+*	-40°C to +105°C	56-lead SW TQFN-EP	No	MAXIM
MAX96789GTN/VY+T*	-40°C to +105°C	56-lead SW TQFN-EP	No	MAXIM
MAX96791GTN/VY+*	-40°C to +105°C	56-lead SW TQFN-EP	Yes**	MAXIM
MAX96791GTN/VY+T*	-40°C to +105°C	56-lead SW TQFN-EP	Yes**	MAXIM

/V Denotes an automotive qualified part

+Denotes a lead(Pb)-free/RoHS-compliant package

T = Tape and reel

Y Denotes side-wettable package

EP = Exposed pad.

***HDCP parts require registration with Digital Content Protection, LLC.*

**Future product—contact factory for availability.*

Maxim confidential Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	8/19	Initial release	—
1	8/19	Updated *Ordering Information*	80

Maxim Confidential Release to DFMC Under NDA
Maxim Confidential Company Confidential Dedicated FAE Under NDA

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

MIPI NOTICE OF DISCLAIMER

The MIPI copyright material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled by any of the authors or developers of this material or MIPI®. The material contained herein is provided on an "AS IS" basis and to the maximum extent permitted by applicable law, this material is provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material and MIPI hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of negligence.

All MIPI materials contained herein are protected by copyright laws, and may not be reproduced, republished, distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related trademarks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance and cannot be used without its express prior written permission.

ALSO, THERE IS NO WARRANTY OF CONDITION OF TITLE, QUIET ENJOYMENT, QUIET POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD TO THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT. IN NO EVENT WILL ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT OR MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY OTHER AGREEMENT, SPECIFICATION OR DOCUMENT RELATING TO THIS MATERIAL, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

Without limiting the generality of this Disclaimer stated above, the user of the contents of this Document is further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the contents of this Document; (b) does not monitor or enforce compliance with the contents of this Document; and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance with the contents of this Document. The use or implementation of the contents of this Document may involve or require the use of intellectual property rights ("IPR") including (but not limited to) patents, patent applications, or copyrights owned by one or more parties, whether or not Members of MIPI. MIPI does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any IPR or claims of IPR as respects the contents of this Document or otherwise. Questions pertaining to this document, or the terms or conditions of its provision, should be addressed to: MIPI Alliance, Inc. c/o IEEE-ISTO 445 Hoes Lane Piscataway, NJ 08854 Attn: Board Secretary

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc. © 2019 Maxim Integrated Products, Inc.

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

MAX96789/MAX96791 GMSL2/1 Dual-Port DSI Serializers

Reserved, Unused, and Read-Only Register Bits

Not all register bits in the register space are shown in the register table. Any bit not explicitly defined in the register table should be treated as reserved and should not be modified. When a write is required to a register with both defined and undefined register bits, first read the register's contents, then create a new register value by only changing the defined bits, and finally write the new byte to the register (Read/Replace/Write).

In this document default values are provided for read-only register bits. Read-only bit states are changed at powerup according to the actual state of the device. To avoid overwriting these bits, treat read-only bits as undefined.

HDCP (MAX96791 only)

The MAX96791 has HDCP while the MAX96789 does not. Register blocks (shown below), registers and bitfields that refer to HDCP are reserved in the MAX96789, and should not be changed from the default state.

Table 1. HDCP Register Blocks (MAX96791 Only)

Block Name	Register Address Range
CFGL_AHDCP	0x0098 - 0x009F
HDCP_TX__HX	0x1600 - 0x06FF
HDCP_TX__HY	0x1700 - 0x07FF

Maxim Confidential Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

TABLE OF CONTENTS

Reserved, Unused, and Read-Only Register Bits . . . 1
HDCP (MAX96791 only) . . . 1
Typical Operating Characteristics . . . 4
Register Map . . . 5
MAX96789/MAX96791 GMSL2/1 Dual-Port DSI Serializers . . . 5
Register Details . . . 58
Applications Information . . . 519
Register Table Revision History . . . 519
Revision History . . . 520

Maxim Confidential
Release to DFMC Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

LIST OF TABLES


Table 1. HDCP Register Blocks (MAX96791 Only). 1

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Typical Operating Characteristics

(
V_{DD18} = V_{DDIO} = 1.8V, V_{DD} = 1.0V, T_A = +25C, unless otherwise noted; 6G/187M MIN = 6Gbps FWD, 187Mbps REV, 1 GPIO (100kHz); 3G/187M MIN = 3Gbps FWD, 187Mbps REV, 1 GPIO (100kHz); V_{DDIO} vs. GPIO FREQUENCY = 10 simultaneously toggling GPO
)



Maxim Integrated Confidential
Release to China Dedicated FAE Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Register Map

MAX96789/MAX96791 GMSL2/1 Dual-Port DSI Serializers

ADDRESS	NAME	MSB							LSB
DEV									
0x00	REG0[7:0]	DEV_ADDR[6:0]							CFG_BLOCK
0x01	REG1[7:0]	IIC_2_EN	IIC_1_EN	DIS_LOCAL_CC	DIS_REM_CC	TX_RATE[1:0]		–	–
0x02	REG2[7:0]	VID_TX_EN_U	VID_TX_EN_Z	VID_TX_EN_Y	VID_TX_EN_X	AUD_TX_EN_Y	AUD_TX_EN_X	–	–
0x03	REG3[7:0]	–	AUD_RX_B_SRC	UART_2_EN	UART_1_EN	AUD_RX_A_SRC	–	RCLKSEL[1:0]	
0x04	REG4[7:0]	GMSL2_B	GMSL2_A	LINK_EN_B	LINK_EN_A	–	–	AUD_TX_SRC_Y	AUD_TX_SRC_X
0x05	REG5[7:0]	LOCK_EN	ERRB_EN	LOCK_CFG	–	PU_LF3	PU_LF2	PU_LF1	PU_LF0
0x06	REG6[7:0]	–	–	RCLKEN	–	–	–	–	–
0x0D	REG13[7:0]	DEV_ID[7:0]							
0x0E	REG14[7:0]	–	–	–	–	DEV_REV[3:0]			
0x0F	REG15[7:0]	–	ASYM_DV_DIS	SPEED_CPBL[1:0]		DV_CPBL_N	DUAL_CPBL_N	SPLTR_CPBL_N	HDCP_CPBL
0x26	REG26[7:0]	–	LF_1[2:0]			–	LF_0[2:0]		
0x27	REG27[7:0]	–	LF_3[2:0]			–	LF_2[2:0]		
OVERLAP									
TCTRL									
0x0C	PWR4[7:0]	–	DIS_LOCAL_WAKE	WAKE_EN_B	WAKE_EN_A	–	–	–	–
0x10	CTRL0[7:0]	RESET_ALL	RESET_LINK	RESET_ONESHOT	AUTO_LINK	SLEEP	REG_ENABLE	LINK_CFG[1:0]	
0x11	CTRL1[7:0]	–	–	–	–	–	CXTP_B	–	CXTP_A
0x12	CTRL2[7:0]	–	–	–	REG_MNL	–	–	–	–
0x13	CTRL3[7:0]	–	–	–	–	LOCKED	ERROR	CMU_LOCKED	–
0x18	INTR0[7:0]	–	–	–	–	AUTO_ERR_RST_EN	DEC_ERR_THR[2:0]		
0x19	INTR1[7:0]	PKT_CNT_EXP[3:0]				AUTO_CNT_RST_EN	–	–	–
0x1A	INTR2[7:0]	–	–	REM_ERR_OEN	MEM_INT_ERR_OEN	LFLT_INT_OEN	IDLE_ERR_OEN	DEC_ERR_OEN_B	DEC_ERR_OEN_A

Maxim Confidential Release to China Dedicated FAE Under NDA
Maxim Release Company FAE Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x1B	INTR3[7:0]	–	–	REM_ERR_FLAG	MEM_INT_ERR_FLAG	LFLT_INT	IDLE_ERR_FLAG	DEC_ERR_FLAG_B	DEC_ERR_FLAG_A
0x1C	INTR4[7:0]	EOM_ERR_OEN_B	EOM_ERR_OEN_A	VDD_OV_OEN	HDCP_INT_OEN	MAX_RT_OEN	RT_CNT_OEN	PKT_CNT_OEN	WM_ERR_OEN
0x1D	INTR5[7:0]	EOM_ERR_FLAG_B	EOM_ERR_FLAG_A	VDD_OV_FLAG	HDCP_INT_FLAG	MAX_RT_FLAG	RT_CNT_FLAG	PKT_CNT_FLAG	WM_ERR_FLAG
0x1E	INTR6[7:0]	VDDCMP_INT_OEN	PORZ_INT_OEN	VDDBAD_INT_OEN	LOCK_B_OEN	LOCK_A_OEN	APRBS_B_ERR_OEN	APRBS_A_ERR_OEN	MIPI_ERR_OEN
0x1F	INTR7[7:0]	VDDCMP_INT_FLAG	PORZ_INT_FLAG	VDDBAD_INT_FLAG	LOCK_B	LOCK_A	APRBS_B_ERR_FLAG	APRBS_A_ERR_FLAG	MIPI_ERR_FLAG
0x20	INTR8[7:0]	ERR_TX_EN	–	–	ERR_TX_ID[4:0]				
0x21	INTR9[7:0]	ERR_RX_EN	–	–	ERR_RX_ID[4:0]				
0x22	CNT0[7:0]	DEC_ERR_A[7:0]							
0x23	CNT1[7:0]	DEC_ERR_B[7:0]							
0x24	CNT2[7:0]	IDLE_ERR_A[7:0]							
0x25	CNT3[7:0]	IDLE_ERR_B[7:0]							
0x3D	CNT4[7:0]	PKT_CNT[7:0]							
GMSL									
0x29	TX1[7:0]	LINK_PRBS_GEN	–	ERRG_EN_B	ERRG_EN_A	–	–	–	–
0x2A	TX2[7:0]	ERRG_CNT[1:0]		ERRG_RATE[1:0]		ERRG_BURST[2:0]			ERRG_PER
0x2B	TX3[7:0]	–	–	–	–	–	TIMEOUT[2:0]		
0x2C	RX0[7:0]	PKT_CNT_LBW[1:0]		–	–	PKT_CNT_SEL[3:0]			
0x30	GPIOA[7:0]	GPIO_RX_FAST_BIDIR_EN	–	GPIO_FWD_CDLY[5:0]					
0x31	GPIOB[7:0]	GPIO_TX_WNDW[1:0]		GPIO_REV_CDLY[5:0]					
CC									
0x40	I2C_0[7:0]	–	–	SLV_SH[1:0]		–	SLV_TO[2:0]		
0x41	I2C_1[7:0]	–	MST_BT[2:0]			–	MST_TO[2:0]		
0x42	I2C_2[7:0]	SRC_A[6:0]							–
0x43	I2C_3[7:0]	DST_A[6:0]							–
0x44	I2C_4[7:0]	SRC_B[6:0]							–
0x45	I2C_5[7:0]	DST_B[6:0]							–
0x46	I2C_6[7:0]	–	–	–	–	I2C_AUTO_CFG	I2C_SRC_CNT[2:0]		

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Confidential/Distribute Only Under NDA
Provided to China Dedicated FAB Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x47	I2C_7[7:0]	UART_RX_OVERFLOW	UART_TX_OVERFLOW	–	–	–	I2C_TIMED_OUT	REM_ACK_ACKED	REM_ACK_RECVED
0x48	UART_0[7:0]	ARB_TO_LEN[1:0]		REM_MS_EN	LOC_MS_EN	BYPASS_DIS_PAR	BYPASS_TO[1:0]		BYPASS_EN
0x49	UART_1[7:0]	BITLEN_LSB[7:0]							
0x4A	UART_2[7:0]	OUT_DELAY[1:0]		BITLEN_MSB[5:0]					
0x4C	I2C_PT_0[7:0]	–	–	SLV_SH_PT[1:0]		–	SLV_TO_PT[2:0]		
0x4D	I2C_PT_1[7:0]	–	MST_BT_PT[2:0]			PT_SWAP	MST_TO_PT[2:0]		
0x4E	I2C_PT_2[7:0]	XOVER_EN_2	I2C_TIMED_OUT_2	REM_ACK_ACKED_2	REM_ACK_RECVED_2	XOVER_EN_1	I2C_TIMED_OUT_1	REM_ACK_ACKED_1	REM_ACK_RECVED_1
0x4F	UART_PT_0[7:0]	BITLEN_MAN_CFG_2	DIS_PAR_2	UART_RX_OVERFLOW_2	UART_TX_OVERFLOW_2	BITLEN_MAN_CFG_1	DIS_PAR_1	UART_RX_OVERFLOW_1	UART_TX_OVERFLOW_1
CFGV VIDEO_X									
0x50	TX0[7:0]	TX_CRC_EN	–	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
0x51	TX1[7:0]	BW_MULT[1:0]		BW_VAL[5:0]					
0x53	TX3[7:0]	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	–	TX_STR_SEL[1:0]	
CFGV VIDEO_Y									
0x54	TX0[7:0]	TX_CRC_EN	–	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
0x55	TX1[7:0]	BW_MULT[1:0]		BW_VAL[5:0]					
0x57	TX3[7:0]	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	–	TX_STR_SEL[1:0]	
CFGV VIDEO_Z									
0x58	TX0[7:0]	TX_CRC_EN	–	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
0x59	TX1[7:0]	BW_MULT[1:0]		BW_VAL[5:0]					
0x5B	TX3[7:0]	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	–	TX_STR_SEL[1:0]	
CFGV VIDEO_U									
0x5C	TX0[7:0]	TX_CRC_EN	–	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
0x5D	TX1[7:0]	BW_MULT[1:0]		BW_VAL[5:0]					
0x5F	TX3[7:0]	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	–	TX_STR_SEL[1:0]	

Maxim Confidential
Release to BMC Under NDA
Maxim Integrated Company Confidential FAE Under NDA
Provided to China Dedicated

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
CFGA AUDIO_X									
0x68	TR0[7:0]	TX_CRC_EN	RX_CRC_EN	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
0x69	TR1[7:0]	BW_MULT[1:0]		BW_VAL[5:0]					
0x6B	TR3[7:0]	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	TX_SRC_ID[2:0]		
0x6C	TR4[7:0]	RX_SRC_SEL[7:0]							
0x6D	ARQ0[7:0]	ARQ_AUTO_CFG	ACK_CNT	MATCH_SRC_ID	ACK_SRC_ID	ARQ_EN	DIS_DBL_ACK_RETX	–	–
0x6E	ARQ1[7:0]	–	MAX_RT[2:0]			–	–	MAX_RT_ERR_OEN	RT_CNT_OEN
0x6F	ARQ2[7:0]	MAX_RT_ERR	RT_CNT[6:0]						
CFGA AUDIO_Y									
0x70	TR0[7:0]	TX_CRC_EN	RX_CRC_EN	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
0x71	TR1[7:0]	BW_MULT[1:0]		BW_VAL[5:0]					
0x73	TR3[7:0]	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	TX_SRC_ID[2:0]		
0x74	TR4[7:0]	RX_SRC_SEL[7:0]							
0x75	ARQ0[7:0]	–	–	–	–	ARQ_EN	DIS_DBL_ACK_RETX	–	–
0x76	ARQ1[7:0]	–	MAX_RT[2:0]			–	–	MAX_RT_ERR_OEN	RT_CNT_OEN
0x77	ARQ2[7:0]	MAX_RT_ERR	RT_CNT[6:0]						
CFGI INFOFR									
0x78	TR0[7:0]	TX_CRC_EN	RX_CRC_EN	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
0x79	TR1[7:0]	BW_MULT[1:0]		BW_VAL[5:0]					
0x7B	TR3[7:0]	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	TX_SRC_ID[2:0]		
0x7C	TR4[7:0]	RX_SRC_SEL[7:0]							
CFGL SPI									
0x80	TR0[7:0]	TX_CRC_EN	RX_CRC_EN	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
0x81	TR1[7:0]	BW_MULT[1:0]		BW_VAL[5:0]					
0x83	TR3[7:0]	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	TX_SRC_ID[2:0]		

Maxim Confidential Release to Distributor Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x84	TR4[7:0]	RX_SRC_SEL[7:0]							
0x85	ARQ0[7:0]	ARQ_AUTO_CFG	ACK_CNT	MATCH_SRC_ID	ACK_SRC_ID	ARQ_EN	DIS_DBL_ACK_RETX	–	–
0x86	ARQ1[7:0]	–	MAX_RT[2:0]			–	–	MAX_RT_ERR_OEN	RT_CNT_OEN
0x87	ARQ2[7:0]	MAX_RT_ERR	RT_CNT[6:0]						
CFGC CC									
0x88	TR0[7:0]	–	–	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
0x89	TR1[7:0]	BW_MULT[1:0]	BW_VAL[5:0]						
0x8B	TR3[7:0]	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	TX_SRC_ID[2:0]		
0x8C	TR4[7:0]	RX_SRC_SEL[7:0]							
0x8D	ARQ0[7:0]	ARQ_AUTO_CFG	ACK_CNT	MATCH_SRC_ID	ACK_SRC_ID	ARQ_EN	DIS_DBL_ACK_RETX	–	–
0x8E	ARQ1[7:0]	–	MAX_RT[2:0]			–	–	MAX_RT_ERR_OEN	RT_CNT_OEN
0x8F	ARQ2[7:0]	MAX_RT_ERR	RT_CNT[6:0]						
CFGL GPIO									
0x90	TR0[7:0]	TX_CRC_EN	RX_CRC_EN	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
0x91	TR1[7:0]	BW_MULT[1:0]	BW_VAL[5:0]						
0x93	TR3[7:0]	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	TX_SRC_ID[2:0]		
0x94	TR4[7:0]	RX_SRC_SEL[7:0]							
0x95	ARQ0[7:0]	ARQ_AUTO_CFG	ACK_CNT	MATCH_SRC_ID	ACK_SRC_ID	ARQ_EN	DIS_DBL_ACK_RETX	–	–
0x96	ARQ1[7:0]	–	MAX_RT[2:0]			–	–	MAX_RT_ERR_OEN	RT_CNT_OEN
0x97	ARQ2[7:0]	MAX_RT_ERR	RT_CNT[6:0]						
CFGL AHDCP									
0x98	TR0[7:0]	TX_CRC_EN	RX_CRC_EN	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
0x99	TR1[7:0]	BW_MULT[1:0]	BW_VAL[5:0]						
0x9B	TR3[7:0]	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	TX_SRC_ID[2:0]		

Maxim Confidential Release DFModel Under NDA
Maxim Integrated Company Dedicated FAE Under NDA
Provided to China

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x9C	TR4[7:0]	RX_SRC_SEL[7:0]							
0x9D	ARQ0[7:0]	ARQ_AUTO_CFG	ACK_CNT	MATCH_SRC_ID	ACK_SRC_ID	ARQ_EN	DIS_DBL_ACK_RETX	–	–
0x9E	ARQ1[7:0]	–	MAX_RT[2:0]			–	–	MAX_RT_ERR_OEN	RT_CNT_OEN
0x9F	ARQ2[7:0]	MAX_RT_ERR	RT_CNT[6:0]						
CFGL IIC_X									
0xA0	TR0[7:0]	TX_CRC_EN	RX_CRC_EN	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
0xA1	TR1[7:0]	BW_MULT[1:0]		BW_VAL[5:0]					
0xA3	TR3[7:0]	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	TX_SRC_ID[2:0]		
0xA4	TR4[7:0]	RX_SRC_SEL[7:0]							
0xA5	ARQ0[7:0]	ARQ_AUTO_CFG	ACK_CNT	MATCH_SRC_ID	ACK_SRC_ID	ARQ_EN	DIS_DBL_ACK_RETX	–	–
0xA6	ARQ1[7:0]	–	MAX_RT[2:0]			–	–	MAX_RT_ERR_OEN	RT_CNT_OEN
0xA7	ARQ2[7:0]	MAX_RT_ERR	RT_CNT[6:0]						
CFGL IIC_Y									
0xA8	TR0[7:0]	TX_CRC_EN	RX_CRC_EN	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
0xA9	TR1[7:0]	BW_MULT[1:0]		BW_VAL[5:0]					
0xAB	TR3[7:0]	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	TX_SRC_ID[2:0]		
0xAC	TR4[7:0]	RX_SRC_SEL[7:0]							
0xAD	ARQ0[7:0]	ARQ_AUTO_CFG	ACK_CNT	MATCH_SRC_ID	ACK_SRC_ID	ARQ_EN	DIS_DBL_ACK_RETX	–	–
0xAE	ARQ1[7:0]	–	MAX_RT[2:0]			–	–	MAX_RT_ERR_OEN	RT_CNT_OEN
0xAF	ARQ2[7:0]	MAX_RT_ERR	RT_CNT[6:0]						
VID_TX X									
0x100	VIDEO_TX0[7:0]	LINE_CRC_SEL	LINE_CRC_EN	ENC_MODE[1:0]		AUTO_BPP	–	–	–
0x101	VIDEO_TX1[7:0]	–	–	BPP[5:0]					
0x102	VIDEO_TX2[7:0]	PCLKDET	DRIFT_ERR	OVERFLOW	FIFO_WARN	–	LIM_HEART	–	–

Maxim Confidential
Release to Device under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x106	VIDEO_TX6[7:0]	–	MASK_VIDEO_DE	–	–	–	–	–	–
VID_TX Y									
0x108	VIDEO_TX0[7:0]	LINE_CRC_SEL	LINE_CRC_EN	ENC_MODE[1:0]		AUTO_BPP	–	–	–
0x109	VIDEO_TX1[7:0]	–	–	BPP[5:0]					
0x10A	VIDEO_TX2[7:0]	PCLKDET	DRIFT_ERR	OVERFLOW	FIFO_WARN	–	LIM_HEART	–	–
0x10E	VIDEO_TX6[7:0]	–	MASK_VIDEO_DE	–	–	–	–	–	–
VID_TX Z									
0x110	VIDEO_TX0[7:0]	LINE_CRC_SEL	LINE_CRC_EN	ENC_MODE[1:0]		AUTO_BPP	–	–	–
0x111	VIDEO_TX1[7:0]	–	–	BPP[5:0]					
0x112	VIDEO_TX2[7:0]	PCLKDET	DRIFT_ERR	OVERFLOW	FIFO_WARN	–	LIM_HEART	–	–
0x116	VIDEO_TX6[7:0]	–	MASK_VIDEO_DE	–	–	–	–	–	–
VID_TX U									
0x118	VIDEO_TX0[7:0]	LINE_CRC_SEL	LINE_CRC_EN	ENC_MODE[1:0]		AUTO_BPP	–	–	–
0x119	VIDEO_TX1[7:0]	–	–	BPP[5:0]					
0x11A	VIDEO_TX2[7:0]	PCLKDET	DRIFT_ERR	OVERFLOW	FIFO_WARN	–	LIM_HEART	–	–
0x11E	VIDEO_TX6[7:0]	–	MASK_VIDEO_DE	–	–	–	–	–	–
AUD_TX AX									
0x120	AUDIO_TX0[7:0]	–	–	I2S_CFG[1:0]		INV_SCK	INV_WS	FORCE_AUD	AUD_SINK_SRC
0x121	AUDIO_TX1[7:0]	AUD_PRIO[1:0]		AUD_STR_TX[1:0]		AUD_DRIFT_DET_EN	AUD_INF_PER	–	–
0x125	AUDIO_TX5[7:0]	AUD_DRIFT_ERR	AUD_FIFO_WARN	AUD_OVERFLOW	ACLKDET	–	–	–	–
0x127	AUDIO_TX7[7:0]	PRBS_SEL	PRBSEN_AUD	–	–	–	–	–	–
0x128	AUDIO_TX8[7:0]	PRBS_WS_LEN	PRBS_WS_GEN	–	–	–	–	–	–
AUD_TX AY									
0x130	AUDIO_TX0[7:0]	–	–	I2S_CFG[1:0]		INV_SCK	INV_WS	FORCE_AUD	AUD_SINK_SRC

Maxim Confidential
Release to DEMC Under NDA
Maxim Proprietary
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x131	AUDIO_TX1[7:0]	AUD_PRIO[1:0]		AUD_STR_TX[1:0]		AUD_DRIFT_DET_EN	AUD_INF_PER	–	–
0x135	AUDIO_TX5[7:0]	AUD_DRIFT_ERR	AUD_FIFO_WARN	AUD_OVERFLOW	ACLKDET	–	–	–	–
0x137	AUDIO_TX7[7:0]	PRBS_SEL	PRBSEN_AUD	–	–	–	–	–	–
0x138	AUDIO_TX8[7:0]	PRBS_WS_LEN	PRBS_WS_GEN	–	–	–	–	–	–
AUD_RX A									
0x140	AUDIO_RX1[7:0]	AUD_RX_SINK_SRC	–	–	–	INV_SCK_RX	INV_WS_RX	–	AUD_EN_RX
0x143	AUDIO_RX4[7:0]	APRBS_ERR[7:0]							
0x146	AUDIO_RX7[7:0]	–	–	–	APRBS_CHK_EN	AUD_STRM[1:0]		–	–
0x148	AUDIO_RX9[7:0]	AUD_BLK_LEN_ERR	AUD_LOCK	AUD_PKT_DET	APRBS_VALID	–	–	–	–
AUD_RX B									
0x151	AUDIO_RX1[7:0]	–	–	–	–	INV_SCK_RX	INV_WS_RX	–	AUD_EN_RX
0x154	AUDIO_RX4[7:0]	APRBS_ERR[7:0]							
0x157	AUDIO_RX7[7:0]	–	–	–	APRBS_CHK_EN	AUD_STRM[1:0]		–	–
0x159	AUDIO_RX9[7:0]	AUD_BLK_LEN_ERR	AUD_LOCK	AUD_PKT_DET	APRBS_VALID	–	–	–	–
SPI									
0x170	SPI_0[7:0]	SPI_LOC_ID[1:0]		SPI_CC_TRG_ID[1:0]		SPI_IGNR_ID	SPI_CC_EN	MST_SLVN	SPI_EN
0x171	SPI_1[7:0]	SPI_LOC_N[5:0]						SPI_BASE_PRIO[1:0]	
0x172	SPI_2[7:0]	REQ_HOLD_OFF[2:0]			FULL_SCK_SETUP	SPI_MOD3_F	SPI_MOD3	SPIM_SS2_ACT_H	SPIM_SS1_ACT_H
0x173	SPI_3[7:0]	SPIM_SS_DLY_CLKS[7:0]							
0x174	SPI_4[7:0]	SPIM_SCK_LO_CLKS[7:0]							
0x175	SPI_5[7:0]	SPIM_SCK_HI_CLKS[7:0]							
0x176	SPI_6[7:0]	–	–	BNE	SPIS_RWN	SS_IO_EN_2	SS_IO_EN_1	BNE_IO_EN	RWN_IO_EN
0x177	SPI_7[7:0]	SPI_RX_OVRFLW	SPI_TX_OVRFLW	–	SPIS_BYTE_CNT[4:0]				
0x178	SPI_8[7:0]	REQ_HOLD_OFF_TO[7:0]							

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
WM									
0x190	WM_0[7:0]	WM_LEN	WM_MODE[2:0]			WM_DET[1:0]		–	WM_EN
0x192	WM_2[7:0]	–	–	–	–	HsyncPol	VsyncPol	WM_NPFILT[1:0]	
0x193	WM_3[7:0]	–	WM_TH[6:0]						
0x194	WM_4[7:0]	–	–	WM_YUV_IN[1:0]		WM_COLORADJ	–	WM_MASKMODE[1:0]	
0x195	WM_5[7:0]	–	–	–	–	–	–	WM_DETOUT	WM_ERROR
0x196	WM_6[7:0]	WM_TIMER[7:0]							
0x1AE	WM_WREN_0[7:0]	WM_WREN_L[7:0]							
0x1AF	WM_WREN_1[7:0]	WM_WREN_H[7:0]							
VTX X									
0x1B0	CROSS_0[7:0]	–	CROSS0_I	CROSS0_F	CROSS0[4:0]				
0x1B1	CROSS_1[7:0]	–	CROSS1_I	CROSS1_F	CROSS1[4:0]				
0x1B2	CROSS_2[7:0]	–	CROSS2_I	CROSS2_F	CROSS2[4:0]				
0x1B3	CROSS_3[7:0]	–	CROSS3_I	CROSS3_F	CROSS3[4:0]				
0x1B4	CROSS_4[7:0]	–	CROSS4_I	CROSS4_F	CROSS4[4:0]				
0x1B5	CROSS_5[7:0]	–	CROSS5_I	CROSS5_F	CROSS5[4:0]				
0x1B6	CROSS_6[7:0]	–	CROSS6_I	CROSS6_F	CROSS6[4:0]				
0x1B7	CROSS_7[7:0]	–	CROSS7_I	CROSS7_F	CROSS7[4:0]				
0x1B8	CROSS_8[7:0]	–	CROSS8_I	CROSS8_F	CROSS8[4:0]				
0x1B9	CROSS_9[7:0]	–	CROSS9_I	CROSS9_F	CROSS9[4:0]				
0x1BA	CROSS_10[7:0]	–	CROSS10_I	CROSS10_F	CROSS10[4:0]				
0x1BB	CROSS_11[7:0]	–	CROSS11_I	CROSS11_F	CROSS11[4:0]				
0x1BC	CROSS_12[7:0]	–	CROSS12_I	CROSS12_F	CROSS12[4:0]				
0x1BD	CROSS_13[7:0]	–	CROSS13_I	CROSS13_F	CROSS13[4:0]				
0x1BE	CROSS_14[7:0]	–	CROSS14_I	CROSS14_F	CROSS14[4:0]				
0x1BF	CROSS_15[7:0]	–	CROSS15_I	CROSS15_F	CROSS15[4:0]				

Maxim Confidential
Release to BBMC Under NDA
Maxim Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x1C0	CROSS_16[7:0]	–	CROSS16_I	CROSS16_F	CROSS16[4:0]				
0x1C1	CROSS_17[7:0]	–	CROSS17_I	CROSS17_F	CROSS17[4:0]				
0x1C2	CROSS_18[7:0]	–	CROSS18_I	CROSS18_F	CROSS18[4:0]				
0x1C3	CROSS_19[7:0]	–	CROSS19_I	CROSS19_F	CROSS19[4:0]				
0x1C4	CROSS_20[7:0]	–	CROSS20_I	CROSS20_F	CROSS20[4:0]				
0x1C5	CROSS_21[7:0]	–	CROSS21_I	CROSS21_F	CROSS21[4:0]				
0x1C6	CROSS_22[7:0]	–	CROSS22_I	CROSS22_F	CROSS22[4:0]				
0x1C7	CROSS_23[7:0]	–	CROSS23_I	CROSS23_F	CROSS23[4:0]				
0x1C8	VTX0[7:0]	GEN_VS	GEN_HS	GEN_DE	VS_INV	HS_INV	DE_INV	VTG_MODE[1:0]	
0x1C9	VTX1[7:0]	–	–	PCLKDET_VTX	–	–	–	–	VS_TRIG
0x1CA	VTX2[7:0]	VS_DLY_2[7:0]							
0x1CB	VTX3[7:0]	VS_DLY_1[7:0]							
0x1CC	VTX4[7:0]	VS_DLY_0[7:0]							
0x1CD	VTX5[7:0]	VS_HIGH_2[7:0]							
0x1CE	VTX6[7:0]	VS_HIGH_1[7:0]							
0x1CF	VTX7[7:0]	VS_HIGH_0[7:0]							
0x1D0	VTX8[7:0]	VS_LOW_2[7:0]							
0x1D1	VTX9[7:0]	VS_LOW_1[7:0]							
0x1D2	VTX10[7:0]	VS_LOW_0[7:0]							
0x1D3	VTX11[7:0]	V2H_2[7:0]							
0x1D4	VTX12[7:0]	V2H_1[7:0]							
0x1D5	VTX13[7:0]	V2H_0[7:0]							
0x1D6	VTX14[7:0]	HS_HIGH_1[7:0]							
0x1D7	VTX15[7:0]	HS_HIGH_0[7:0]							
0x1D8	VTX16[7:0]	HS_LOW_1[7:0]							
0x1D9	VTX17[7:0]	HS_LOW_0[7:0]							
0x1DA	VTX18[7:0]	HS_CNT_1[7:0]							
0x1DB	VTX19[7:0]	HS_CNT_0[7:0]							
0x1DC	VTX20[7:0]	V2D_2[7:0]							
0x1DD	VTX21[7:0]	V2D_1[7:0]							
0x1DE	VTX22[7:0]	V2D_0[7:0]							
0x1DF	VTX23[7:0]	DE_HIGH_1[7:0]							
0x1E0	VTX24[7:0]	DE_HIGH_0[7:0]							
0x1E1	VTX25[7:0]	DE_LOW_1[7:0]							
0x1E2	VTX26[7:0]	DE_LOW_0[7:0]							

Maxim Confidential
Maxim Release to DEMO Under NDA
Provided to China Dedicated FAE Company Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x1E3	VTX27[7:0]	DE_CNT_1[7:0]							
0x1E4	VTX28[7:0]	DE_CNT_0[7:0]							
0x1E5	VTX29[7:0]	VID_PRBS_EN	–	–	–	–	GRAD_MODE	PATGEN_MODE[1:0]	
0x1E6	VTX30[7:0]	GRAD_INC[7:0]							
0x1E7	VTX31[7:0]	CHKR_A_L[7:0]							
0x1E8	VTX32[7:0]	CHKR_A_M[7:0]							
0x1E9	VTX33[7:0]	CHKR_A_H[7:0]							
0x1EA	VTX34[7:0]	CHKR_B_L[7:0]							
0x1EB	VTX35[7:0]	CHKR_B_M[7:0]							
0x1EC	VTX36[7:0]	CHKR_B_H[7:0]							
0x1ED	VTX37[7:0]	CHKR_RPT_A[7:0]							
0x1EE	VTX38[7:0]	CHKR_RPT_B[7:0]							
0x1EF	VTX39[7:0]	CHKR_ALT[7:0]							
0x1F0	VTX40[7:0]	DIS_COLOR_CROSSBAR	CROSSHS_I	CROSSHS_F	CROSSHS[4:0]				
0x1F1	VTX41[7:0]	–	CROSSVS_I	CROSSVS_F	CROSSVS[4:0]				
0x1F2	VTX42[7:0]	–	CROSSDE_I	CROSSDE_F	CROSSDE[4:0]				
VTX Y									
0x1F3	CROSS_0[7:0]	–	CROSS0_I	CROSS0_F	CROSS0[4:0]				
0x1F4	CROSS_1[7:0]	–	CROSS1_I	CROSS1_F	CROSS1[4:0]				
0x1F5	CROSS_2[7:0]	–	CROSS2_I	CROSS2_F	CROSS2[4:0]				
0x1F6	CROSS_3[7:0]	–	CROSS3_I	CROSS3_F	CROSS3[4:0]				
0x1F7	CROSS_4[7:0]	–	CROSS4_I	CROSS4_F	CROSS4[4:0]				
0x1F8	CROSS_5[7:0]	–	CROSS5_I	CROSS5_F	CROSS5[4:0]				
0x1F9	CROSS_6[7:0]	–	CROSS6_I	CROSS6_F	CROSS6[4:0]				
0x1FA	CROSS_7[7:0]	–	CROSS7_I	CROSS7_F	CROSS7[4:0]				
0x1FB	CROSS_8[7:0]	–	CROSS8_I	CROSS8_F	CROSS8[4:0]				
0x1FC	CROSS_9[7:0]	–	CROSS9_I	CROSS9_F	CROSS9[4:0]				
0x1FD	CROSS_10[7:0]	–	CROSS10_I	CROSS10_F	CROSS10[4:0]				
0x1FE	CROSS_11[7:0]	–	CROSS11_I	CROSS11_F	CROSS11[4:0]				

Maxim Confidential
Release to PMC Under NDA
Maxim Released
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x1FF	CROSS_12[7:0]	–	CROSS12_I	CROSS12_F	CROSS12[4:0]				
0x200	CROSS_13[7:0]	–	CROSS13_I	CROSS13_F	CROSS13[4:0]				
0x201	CROSS_14[7:0]	–	CROSS14_I	CROSS14_F	CROSS14[4:0]				
0x202	CROSS_15[7:0]	–	CROSS15_I	CROSS15_F	CROSS15[4:0]				
0x203	CROSS_16[7:0]	–	CROSS16_I	CROSS16_F	CROSS16[4:0]				
0x204	CROSS_17[7:0]	–	CROSS17_I	CROSS17_F	CROSS17[4:0]				
0x205	CROSS_18[7:0]	–	CROSS18_I	CROSS18_F	CROSS18[4:0]				
0x206	CROSS_19[7:0]	–	CROSS19_I	CROSS19_F	CROSS19[4:0]				
0x207	CROSS_20[7:0]	–	CROSS20_I	CROSS20_F	CROSS20[4:0]				
0x208	CROSS_21[7:0]	–	CROSS21_I	CROSS21_F	CROSS21[4:0]				
0x209	CROSS_22[7:0]	–	CROSS22_I	CROSS22_F	CROSS22[4:0]				
0x20A	CROSS_23[7:0]	–	CROSS23_I	CROSS23_F	CROSS23[4:0]				
0x20B	VTX0[7:0]	GEN_VS	GEN_HS	GEN_DE	VS_INV	HS_INV	DE_INV	VTG_MODE[1:0]	
0x20C	VTX1[7:0]	–	–	PCLKDET_VTX	–	–	–	–	VS_TRIG
0x20D	VTX2[7:0]	VS_DLY_2[7:0]							
0x20E	VTX3[7:0]	VS_DLY_1[7:0]							
0x20F	VTX4[7:0]	VS_DLY_0[7:0]							
0x210	VTX5[7:0]	VS_HIGH_2[7:0]							
0x211	VTX6[7:0]	VS_HIGH_1[7:0]							
0x212	VTX7[7:0]	VS_HIGH_0[7:0]							
0x213	VTX8[7:0]	VS_LOW_2[7:0]							
0x214	VTX9[7:0]	VS_LOW_1[7:0]							
0x215	VTX10[7:0]	VS_LOW_0[7:0]							
0x216	VTX11[7:0]	V2H_2[7:0]							
0x217	VTX12[7:0]	V2H_1[7:0]							
0x218	VTX13[7:0]	V2H_0[7:0]							
0x219	VTX14[7:0]	HS_HIGH_1[7:0]							
0x21A	VTX15[7:0]	HS_HIGH_0[7:0]							
0x21B	VTX16[7:0]	HS_LOW_1[7:0]							
0x21C	VTX17[7:0]	HS_LOW_0[7:0]							
0x21D	VTX18[7:0]	HS_CNT_1[7:0]							
0x21E	VTX19[7:0]	HS_CNT_0[7:0]							

Maxim Confidential Release to Customer Under NDA
Maxim Integrated Confidential Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x21F	VTX20[7:0]	V2D_2[7:0]							
0x220	VTX21[7:0]	V2D_1[7:0]							
0x221	VTX22[7:0]	V2D_0[7:0]							
0x222	VTX23[7:0]	DE_HIGH_1[7:0]							
0x223	VTX24[7:0]	DE_HIGH_0[7:0]							
0x224	VTX25[7:0]	DE_LOW_1[7:0]							
0x225	VTX26[7:0]	DE_LOW_0[7:0]							
0x226	VTX27[7:0]	DE_CNT_1[7:0]							
0x227	VTX28[7:0]	DE_CNT_0[7:0]							
0x228	VTX29[7:0]	VID_PRBS_EN	–	–	–	–	GRAD_MODE	PATGEN_MODE[1:0]	
0x229	VTX30[7:0]	GRAD_INC[7:0]							
0x22A	VTX31[7:0]	CHKR_A_L[7:0]							
0x22B	VTX32[7:0]	CHKR_A_M[7:0]							
0x22C	VTX33[7:0]	CHKR_A_H[7:0]							
0x22D	VTX34[7:0]	CHKR_B_L[7:0]							
0x22E	VTX35[7:0]	CHKR_B_M[7:0]							
0x22F	VTX36[7:0]	CHKR_B_H[7:0]							
0x230	VTX37[7:0]	CHKR_RPT_A[7:0]							
0x231	VTX38[7:0]	CHKR_RPT_B[7:0]							
0x232	VTX39[7:0]	CHKR_ALT[7:0]							
0x233	VTX40[7:0]	DIS_COLOR_CROSSBAR	CROSSHS_I	CROSSHS_F	CROSSHS[4:0]				
0x234	VTX41[7:0]	–	CROSSVS_I	CROSSVS_F	CROSSVS[4:0]				
0x235	VTX42[7:0]	–	CROSSDE_I	CROSSDE_F	CROSSDE[4:0]				
VTX Z									
0x236	CROSS_0[7:0]	–	CROSS0_I	CROSS0_F	CROSS0[4:0]				
0x237	CROSS_1[7:0]	–	CROSS1_I	CROSS1_F	CROSS1[4:0]				
0x238	CROSS_2[7:0]	–	CROSS2_I	CROSS2_F	CROSS2[4:0]				
0x239	CROSS_3[7:0]	–	CROSS3_I	CROSS3_F	CROSS3[4:0]				
0x23A	CROSS_4[7:0]	–	CROSS4_I	CROSS4_F	CROSS4[4:0]				
0x23B	CROSS_5[7:0]	–	CROSS5_I	CROSS5_F	CROSS5[4:0]				
0x23C	CROSS_6[7:0]	–	CROSS6_I	CROSS6_F	CROSS6[4:0]				
0x23D	CROSS_7[7:0]	–	CROSS7_I	CROSS7_F	CROSS7[4:0]				

Maxim Confidential
Release to DFM under NDA
Maxim Restricted
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x23E	CROSS_8[7:0]	–	CROSS8_I	CROSS8_F	CROSS8[4:0]				
0x23F	CROSS_9[7:0]	–	CROSS9_I	CROSS9_F	CROSS9[4:0]				
0x240	CROSS_10[7:0]	–	CROSS10_I	CROSS10_F	CROSS10[4:0]				
0x241	CROSS_11[7:0]	–	CROSS11_I	CROSS11_F	CROSS11[4:0]				
0x242	CROSS_12[7:0]	–	CROSS12_I	CROSS12_F	CROSS12[4:0]				
0x243	CROSS_13[7:0]	–	CROSS13_I	CROSS13_F	CROSS13[4:0]				
0x244	CROSS_14[7:0]	–	CROSS14_I	CROSS14_F	CROSS14[4:0]				
0x245	CROSS_15[7:0]	–	CROSS15_I	CROSS15_F	CROSS15[4:0]				
0x246	CROSS_16[7:0]	–	CROSS16_I	CROSS16_F	CROSS16[4:0]				
0x247	CROSS_17[7:0]	–	CROSS17_I	CROSS17_F	CROSS17[4:0]				
0x248	CROSS_18[7:0]	–	CROSS18_I	CROSS18_F	CROSS18[4:0]				
0x249	CROSS_19[7:0]	–	CROSS19_I	CROSS19_F	CROSS19[4:0]				
0x24A	CROSS_20[7:0]	–	CROSS20_I	CROSS20_F	CROSS20[4:0]				
0x24B	CROSS_21[7:0]	–	CROSS21_I	CROSS21_F	CROSS21[4:0]				
0x24C	CROSS_22[7:0]	–	CROSS22_I	CROSS22_F	CROSS22[4:0]				
0x24D	CROSS_23[7:0]	–	CROSS23_I	CROSS23_F	CROSS23[4:0]				
0x24E	VTX0[7:0]	GEN_VS	GEN_HS	GEN_DE	VS_INV	HS_INV	DE_INV	VTG_MODE[1:0]	
0x24F	VTX1[7:0]	–	–	PCLKDET_VTX	–	–	–	–	VS_TRIG
0x250	VTX2[7:0]	VS_DLY_2[7:0]							
0x251	VTX3[7:0]	VS_DLY_1[7:0]							
0x252	VTX4[7:0]	VS_DLY_0[7:0]							
0x253	VTX5[7:0]	VS_HIGH_2[7:0]							
0x254	VTX6[7:0]	VS_HIGH_1[7:0]							
0x255	VTX7[7:0]	VS_HIGH_0[7:0]							
0x256	VTX8[7:0]	VS_LOW_2[7:0]							
0x257	VTX9[7:0]	VS_LOW_1[7:0]							
0x258	VTX10[7:0]	VS_LOW_0[7:0]							
0x259	VTX11[7:0]	V2H_2[7:0]							
0x25A	VTX12[7:0]	V2H_1[7:0]							

Maxim Confidential Release to Renesas Confidential Under NDA
Maxim Integrated Proprietary to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x25B	VTX13[7:0]	V2H_0[7:0]							
0x25C	VTX14[7:0]	HS_HIGH_1[7:0]							
0x25D	VTX15[7:0]	HS_HIGH_0[7:0]							
0x25E	VTX16[7:0]	HS_LOW_1[7:0]							
0x25F	VTX17[7:0]	HS_LOW_0[7:0]							
0x260	VTX18[7:0]	HS_CNT_1[7:0]							
0x261	VTX19[7:0]	HS_CNT_0[7:0]							
0x262	VTX20[7:0]	V2D_2[7:0]							
0x263	VTX21[7:0]	V2D_1[7:0]							
0x264	VTX22[7:0]	V2D_0[7:0]							
0x265	VTX23[7:0]	DE_HIGH_1[7:0]							
0x266	VTX24[7:0]	DE_HIGH_0[7:0]							
0x267	VTX25[7:0]	DE_LOW_1[7:0]							
0x268	VTX26[7:0]	DE_LOW_0[7:0]							
0x269	VTX27[7:0]	DE_CNT_1[7:0]							
0x26A	VTX28[7:0]	DE_CNT_0[7:0]							
0x26B	VTX29[7:0]	VID_PRBS_EN	–	–	–	–	GRAD_MODE	PATGEN_MODE[1:0]	
0x26C	VTX30[7:0]	GRAD_INC[7:0]							
0x26D	VTX31[7:0]	CHKR_A_L[7:0]							
0x26E	VTX32[7:0]	CHKR_A_M[7:0]							
0x26F	VTX33[7:0]	CHKR_A_H[7:0]							
0x270	VTX34[7:0]	CHKR_B_L[7:0]							
0x271	VTX35[7:0]	CHKR_B_M[7:0]							
0x272	VTX36[7:0]	CHKR_B_H[7:0]							
0x273	VTX37[7:0]	CHKR_RPT_A[7:0]							
0x274	VTX38[7:0]	CHKR_RPT_B[7:0]							
0x275	VTX39[7:0]	CHKR_ALT[7:0]							
0x276	VTX40[7:0]	DIS_COLOR_CROSSBAR	CROSSHS_I	CROSSHS_F	CROSSHS[4:0]				
0x277	VTX41[7:0]	–	CROSSVS_I	CROSSVS_F	CROSSVS[4:0]				
0x278	VTX42[7:0]	–	CROSSDE_I	CROSSDE_F	CROSSDE[4:0]				
VTX U									
0x279	CROSS_0[7:0]	–	CROSS0_I	CROSS0_F	CROSS0[4:0]				
0x27A	CROSS_1[7:0]	–	CROSS1_I	CROSS1_F	CROSS1[4:0]				
0x27B	CROSS_2[7:0]	–	CROSS2_I	CROSS2_F	CROSS2[4:0]				
0x27C	CROSS_3[7:0]	–	CROSS3_I	CROSS3_F	CROSS3[4:0]				

Maxim Confidential
Release to DFM under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x27D	CROSS_4[7:0]	–	CROSS4_I	CROSS4_F	CROSS4[4:0]				
0x27E	CROSS_5[7:0]	–	CROSS5_I	CROSS5_F	CROSS5[4:0]				
0x27F	CROSS_6[7:0]	–	CROSS6_I	CROSS6_F	CROSS6[4:0]				
0x280	CROSS_7[7:0]	–	CROSS7_I	CROSS7_F	CROSS7[4:0]				
0x281	CROSS_8[7:0]	–	CROSS8_I	CROSS8_F	CROSS8[4:0]				
0x282	CROSS_9[7:0]	–	CROSS9_I	CROSS9_F	CROSS9[4:0]				
0x283	CROSS_10[7:0]	–	CROSS10_I	CROSS10_F	CROSS10[4:0]				
0x284	CROSS_11[7:0]	–	CROSS11_I	CROSS11_F	CROSS11[4:0]				
0x285	CROSS_12[7:0]	–	CROSS12_I	CROSS12_F	CROSS12[4:0]				
0x286	CROSS_13[7:0]	–	CROSS13_I	CROSS13_F	CROSS13[4:0]				
0x287	CROSS_14[7:0]	–	CROSS14_I	CROSS14_F	CROSS14[4:0]				
0x288	CROSS_15[7:0]	–	CROSS15_I	CROSS15_F	CROSS15[4:0]				
0x289	CROSS_16[7:0]	–	CROSS16_I	CROSS16_F	CROSS16[4:0]				
0x28A	CROSS_17[7:0]	–	CROSS17_I	CROSS17_F	CROSS17[4:0]				
0x28B	CROSS_18[7:0]	–	CROSS18_I	CROSS18_F	CROSS18[4:0]				
0x28C	CROSS_19[7:0]	–	CROSS19_I	CROSS19_F	CROSS19[4:0]				
0x28D	CROSS_20[7:0]	–	CROSS20_I	CROSS20_F	CROSS20[4:0]				
0x28E	CROSS_21[7:0]	–	CROSS21_I	CROSS21_F	CROSS21[4:0]				
0x28F	CROSS_22[7:0]	–	CROSS22_I	CROSS22_F	CROSS22[4:0]				
0x290	CROSS_23[7:0]	–	CROSS23_I	CROSS23_F	CROSS23[4:0]				
0x291	VTX0[7:0]	GEN_VS	GEN_HS	GEN_DE	VS_INV	HS_INV	DE_INV	VTG_MODE[1:0]	
0x292	VTX1[7:0]	–	–	PCLKDET_VTX	–	–	–	–	VS_TRIG
0x293	VTX2[7:0]	VS_DLY_2[7:0]							
0x294	VTX3[7:0]	VS_DLY_1[7:0]							
0x295	VTX4[7:0]	VS_DLY_0[7:0]							
0x296	VTX5[7:0]	VS_HIGH_2[7:0]							

Maxim Confidential
Release to Device Under NDA
Maxim Release Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x297	VTX6[7:0]	VS_HIGH_1[7:0]							
0x298	VTX7[7:0]	VS_HIGH_0[7:0]							
0x299	VTX8[7:0]	VS_LOW_2[7:0]							
0x29A	VTX9[7:0]	VS_LOW_1[7:0]							
0x29B	VTX10[7:0]	VS_LOW_0[7:0]							
0x29C	VTX11[7:0]	V2H_2[7:0]							
0x29D	VTX12[7:0]	V2H_1[7:0]							
0x29E	VTX13[7:0]	V2H_0[7:0]							
0x29F	VTX14[7:0]	HS_HIGH_1[7:0]							
0x2A0	VTX15[7:0]	HS_HIGH_0[7:0]							
0x2A1	VTX16[7:0]	HS_LOW_1[7:0]							
0x2A2	VTX17[7:0]	HS_LOW_0[7:0]							
0x2A3	VTX18[7:0]	HS_CNT_1[7:0]							
0x2A4	VTX19[7:0]	HS_CNT_0[7:0]							
0x2A5	VTX20[7:0]	V2D_2[7:0]							
0x2A6	VTX21[7:0]	V2D_1[7:0]							
0x2A7	VTX22[7:0]	V2D_0[7:0]							
0x2A8	VTX23[7:0]	DE_HIGH_1[7:0]							
0x2A9	VTX24[7:0]	DE_HIGH_0[7:0]							
0x2AA	VTX25[7:0]	DE_LOW_1[7:0]							
0x2AB	VTX26[7:0]	DE_LOW_0[7:0]							
0x2AC	VTX27[7:0]	DE_CNT_1[7:0]							
0x2AD	VTX28[7:0]	DE_CNT_0[7:0]							
0x2AE	VTX29[7:0]	VID_PRBS_EN	–	–	–	–	GRAD_MODE	PATGEN_MODE[1:0]	
0x2AF	VTX30[7:0]	GRAD_INC[7:0]							
0x2B0	VTX31[7:0]	CHKR_A_L[7:0]							
0x2B1	VTX32[7:0]	CHKR_A_M[7:0]							
0x2B2	VTX33[7:0]	CHKR_A_H[7:0]							
0x2B3	VTX34[7:0]	CHKR_B_L[7:0]							
0x2B4	VTX35[7:0]	CHKR_B_M[7:0]							
0x2B5	VTX36[7:0]	CHKR_B_H[7:0]							
0x2B6	VTX37[7:0]	CHKR_RPT_A[7:0]							
0x2B7	VTX38[7:0]	CHKR_RPT_B[7:0]							
0x2B8	VTX39[7:0]	CHKR_ALT[7:0]							
0x2B9	VTX40[7:0]	DIS_COLOR_CROSSBAR	CROSSHS_I	CROSSHS_F	CROSSHS[4:0]				
0x2BA	VTX41[7:0]	–	CROSSVS_I	CROSSVS_F	CROSSVS[4:0]				
0x2BB	VTX42[7:0]	–	CROSSDE_I	CROSSDE_F	CROSSDE[4:0]				

Maxim Confidential
Release to DEMO under NDA
Company Only
Dedicated FAE Under NDA
Maxim Integrated
Provided to China

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
GPIO0 0									
0x2BE	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
0x2BF	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
0x2C0	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
GPIO1 1									
0x2C1	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
0x2C2	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
0x2C3	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
GPIO2 2									
0x2C4	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
0x2C5	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
0x2C6	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
GPIO3 3									
0x2C7	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
0x2C8	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
0x2C9	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
GPIO4 4									
0x2CA	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
0x2CB	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
0x2CC	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
GPIO5 5									
0x2CD	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
0x2CE	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
0x2CF	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
GPIO6 6									
0x2D0	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
0x2D1	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				

Maxim Confidential Release to Device Under NDA
Maxim Integrated Company CONFIDENTIAL Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x2D2	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
GPIO7 7									
0x2D3	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
0x2D4	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
0x2D5	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
GPIO8 8									
0x2D6	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
0x2D7	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
0x2D8	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
GPIO9 9									
0x2D9	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
0x2DA	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
0x2DB	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
GPIO10 10									
0x2DC	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
0x2DD	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
0x2DE	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
GPIO11 11									
0x2DF	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
0x2E0	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
0x2E1	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
GPIO12 12									
0x2E2	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
0x2E3	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
0x2E4	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
GPIO13 13									
0x2E5	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS

Maxim Confidential
Release is Limited
Maxim Integrated Provided to China Dedicated EAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x2E6	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
0x2E7	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
GPIO14 14									
0x2E8	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
0x2E9	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
0x2EA	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
GPIO15 15									
0x2EB	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
0x2EC	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
0x2ED	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
GPIO16 16									
0x2EE	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
0x2EF	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
0x2F0	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
GPIO17 17									
0x2F1	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
0x2F2	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
0x2F3	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
GPIO18 18									
0x2F4	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
0x2F5	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
0x2F6	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
GPIO19 19									
0x2F7	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
0x2F8	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
0x2F9	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				

Maxim Confidential
Release to Provided to China Dedicated FAE Under NDA
Maxim Integrated Proprietary Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
GPIO20 20									
0x2FA	GPIO_A[7:0]	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
0x2FB	GPIO_B[7:0]	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
0x2FC	GPIO_C[7:0]	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
CMU									
0x304	CMU4[7:0]	A_SPEED[1:0]		B_SPEED[1:0]		C_SPEED[1:0]		D_SPEED[1:0]	
FRONTTOP									
0x308	FRONTTOP_0[7:0]	–	enable_line_info	START_PORTB	START_PORTA	CLK_SELU	CLK_SELZ	CLK_SELY	CLK_SELX
0x311	FRONTTOP_9[7:0]	START_PORTBU	START_PORTBZ	START_PORTBY	START_PORTBX	START_PORTAU	START_PORTAZ	START_PORTAY	START_PORTAX
0x31C	FRONTTOP_20[7:0]	soft_dtx_en	–	soft_bppx_en	soft_bppx[4:0]				
0x31D	FRONTTOP_21[7:0]	soft_dty_en	–	soft_bppy_en	soft_bppy[4:0]				
0x31E	FRONTTOP_22[7:0]	soft_dtz_en	–	soft_bppz_en	soft_bppz[4:0]				
0x31F	FRONTTOP_23[7:0]	soft_dtu_en	–	soft_bppu_en	soft_bppu[4:0]				
0x321	FRONTTOP_25[7:0]	–	–	soft_dtx[5:0]					
0x322	FRONTTOP_26[7:0]	–	–	soft_dty[5:0]					
0x323	FRONTTOP_27[7:0]	–	–	soft_dtz[5:0]					
0x324	FRONTTOP_28[7:0]	–	–	soft_dtu[5:0]					
0x325	FRONTTOP_29[7:0]	FORCE_START_MIPI_FRONTTOP	GANGED_FULL	GANGED_EMPTY	GANGED_HS_DE_SWAP	GANGED_DE_INPUT_POL	GANGED_DE_OUTPUT_POL	GANGED_FIRST_A_OR_B	GANGED_MODE_EN
0x326	FRONTTOP_30[7:0]	CROSS_U[1:0]		CROSS_Z[1:0]		CROSS_Y[1:0]		CROSS_X[1:0]	
DUALVIEW A									
0x32A	DV0[7:0]	DV_LOCK	DV_SWP_AB	LINE_ALT	–	–	DV_CONV	DV_SPL	DV_EN
0x32B	DV1[7:0]	DV_PPL_L[7:0]							
0x32C	DV2[7:0]	–	–	DV_MEM_CRC_ERR	DV_PPL_H[4:0]				
DUALVIEW B									
0x32D	DV0[7:0]	DV_LOCK	DV_SWP_AB	LINE_ALT	–	–	DV_CONV	DV_SPL	DV_EN
0x32E	DV1[7:0]	DV_PPL_L[7:0]							
0x32F	DV2[7:0]	–	–	DV_MEM_CRC_ERR	DV_PPL_H[4:0]				

Maxim Confidential
Released to DPMC Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
MIPI_RX									
0x330	MIPI_RX0[7:0]	–	–	–	–	mipi_rx_reset	phy_config[2:0]		
0x331	MIPI_RX1[7:0]	–	–	ctrl1_num_lanes[1:0]		–	–	ctrl0_num_lanes[1:0]	
0x332	MIPI_RX2[7:0]	phy1_lane_map[3:0]				phy0_lane_map[3:0]			
0x333	MIPI_RX3[7:0]	phy3_lane_map[3:0]				phy2_lane_map[3:0]			
0x334	MIPI_RX4[7:0]	–	phy1_pol_map[2:0]			–	phy0_pol_map[2:0]		
0x335	MIPI_RX5[7:0]	–	phy3_pol_map[2:0]			–	phy2_pol_map[2:0]		
0x338	MIPI_RX8[7:0]	–	–	t_hs_settle[1:0]		t_clk_miss[1:0]		t_clk_settle[1:0]	
0x339	MIPI_RX9[7:0]	–	–	–	phy0_lp_err[4:0]				
0x33A	MIPI_RX10[7:0]	phy0_hs_err[7:0]							
0x33B	MIPI_RX11[7:0]	–	–	–	phy1_lp_err[4:0]				
0x33C	MIPI_RX12[7:0]	phy1_hs_err[7:0]							
0x33D	MIPI_RX13[7:0]	–	–	–	phy2_lp_err[4:0]				
0x33E	MIPI_RX14[7:0]	phy2_hs_err[7:0]							
0x33F	MIPI_RX15[7:0]	–	–	–	phy3_lp_err[4:0]				
0x340	MIPI_RX16[7:0]	phy3_hs_err[7:0]							
MIPI_DSI									
0x380	DSI0[7:0]	ctrl0_cfg_dpi_video_mode[1:0]		ctrl0_cfg_dpi_hsync_polarity	ctrl0_cfg_dpi_vsync_polarity	ctrl0_cfg_dpi_autodetect_line_length	–	–	–
0x381	DSI1[7:0]	ctrl0_cfg_dpi_line_length_l[7:0]							
0x382	DSI2[7:0]	ctrl0_cfg_dpi_line_length_h[7:0]							
0x385	DSI5[7:0]	ctrl0_cfg_dpi_hsync_width_l[7:0]							
0x386	DSI6[7:0]	ctrl0_cfg_dpi_vsync_width_l[7:0]							
0x387	DSI7[7:0]	ctrl0_cfg_dpi_vsync_width_h[3:0]				ctrl0_cfg_dpi_hsync_width_h[3:0]			
0x388	DSI8[7:0]	ctrl0_cfg_vc[1:0]		–	–	–	ctrl0_cfg_dpi_use_null_pkt_bllp	–	–
0x389	DSI9[7:0]	–	–	ctrl0_cfg_disable_vc_check	ctrl0_cfg_disable_eotp	–	ctrl0_cfg_crc_error_asserts_invalid_tx_length_error	–	ctrl0_cfg_dsi_reprocessed_after_unrecoverable_ecc_error
0x38A	DSI10[7:0]	ctrl0_cfg_hrx_to_count_l[7:0]							
0x38B	DSI11[7:0]	ctrl0_cfg_hrx_to_count_m[7:0]							
0x38C	DSI12[7:0]	ctrl0_cfg_hrx_to_count_h[7:0]							
0x38D	DSI13[7:0]	ctrl0_cfg_ltx_p_to_count_l[7:0]							
0x38E	DSI14[7:0]	ctrl0_cfg_ltx_p_to_count_m[7:0]							
0x38F	DSI15[7:0]	ctrl0_cfg_ltx_p_to_count_h[7:0]							

Maxim Confidential
Release to Maxim Integrated Dongguan Dedicated Company to China Only
Maxim Confidential Document Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x390	DSI16[7:0]	ctrl1_cfg_dpi_video_mode[1:0]		ctrl1_cfg_dpi_hsync_polarity	ctrl1_cfg_dpi_vsync_polarity	ctrl1_cfg_dpi_autodetect_line_length	–	–	–
0x391	DSI17[7:0]	ctrl1_cfg_dpi_line_length_l[7:0]							
0x392	DSI18[7:0]	ctrl1_cfg_dpi_line_length_h[7:0]							
0x395	DSI21[7:0]	ctrl1_cfg_dpi_hsync_width_l[7:0]							
0x396	DSI22[7:0]	ctrl1_cfg_dpi_vsync_width_l[7:0]							
0x397	DSI23[7:0]	ctrl1_cfg_dpi_vsync_width_h[3:0]				ctrl1_cfg_dpi_hsync_width_h[3:0]			
0x398	DSI24[7:0]	ctrl1_cfg_vc[1:0]		–	–	–	ctrl1_cfg_dpi_use_null_pkt_blp	–	–
0x399	DSI25[7:0]	–	–	ctrl1_cfg_disable_vc_check	ctrl1_cfg_disable_eotp	–	ctrl1_cfg_crc_error_asserts_invalid_tx_length_error	–	ctrl1_cfg_dsi_repressed_after_unrecoverable_ecc_error
0x39A	DSI26[7:0]	ctrl1_cfg_hrx_to_count_l[7:0]							
0x39B	DSI27[7:0]	ctrl1_cfg_hrx_to_count_m[7:0]							
0x39C	DSI28[7:0]	ctrl1_cfg_hrx_to_count_h[7:0]							
0x39D	DSI29[7:0]	ctrl1_cfg_ltx_p_to_count_l[7:0]							
0x39E	DSI30[7:0]	ctrl1_cfg_ltx_p_to_count_m[7:0]							
0x39F	DSI31[7:0]	ctrl1_cfg_ltx_p_to_count_h[7:0]							
0x3A0	DSI32[7:0]	ctrl0_dsi_err_l[7:0]							
0x3A2	DSI34[7:0]	ctrl1_dsi_err_l[7:0]							
0x3A4	DSI36[7:0]	ctrl0_dpi_skew_fifo_size[1:0]		–	–	–	–	ctrl0_dpi_de_skew_sel	ctrl0_dpi_deskew_en
0x3A5	DSI37[7:0]	ctrl0_dpi_vfp_l[7:0]							
0x3A6	DSI38[7:0]	ctrl0_dpi_vbp_l[3:0]				ctrl0_dpi_vfp_h[3:0]			
0x3A7	DSI39[7:0]	ctrl0_dpi_vbp_h[7:0]							
0x3A8	DSI40[7:0]	ctrl0_dpi_vactive_l[7:0]							
0x3A9	DSI41[7:0]	–	–	–	–	ctrl0_dpi_vactive_h[3:0]			
0x3AA	DSI42[7:0]	ctrl0_dpi_hfp_l[7:0]							
0x3AB	DSI43[7:0]	ctrl0_dpi_hbp_l[3:0]				ctrl0_dpi_hfp_h[3:0]			
0x3AC	DSI44[7:0]	ctrl0_dpi_hbp_h[7:0]							
0x3AD	DSI45[7:0]	ctrl0_dpi_hactive_l[7:0]							
0x3AE	DSI46[7:0]	–	–	–	ctrl0_dpi_hactive_h[4:0]				
0x3B0	DSI48[7:0]	ctrl1_dpi_skew_fifo_size[1:0]		–	–	–	–	ctrl1_dpi_de_skew_sel	ctrl1_dpi_deskew_en
0x3B1	DSI49[7:0]	ctrl1_dpi_vfp_l[7:0]							

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated Line Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x3B2	DSI50[7:0]	ctrl1_dpi_vbp_l[3:0]				ctrl1_dpi_vfp_h[3:0]			
0x3B3	DSI51[7:0]	ctrl1_dpi_vbp_h[7:0]							
0x3B4	DSI52[7:0]	ctrl1_dpi_vactive_l[7:0]							
0x3B5	DSI53[7:0]	–	–	–	–	ctrl1_dpi_vactive_h[3:0]			
0x3B6	DSI54[7:0]	ctrl1_dpi_hfp_l[7:0]							
0x3B7	DSI55[7:0]	ctrl1_dpi_hbp_l[3:0]				ctrl1_dpi_hfp_h[3:0]			
0x3B8	DSI56[7:0]	ctrl1_dpi_hbp_h[7:0]							
0x3B9	DSI57[7:0]	ctrl1_dpi_hactive_l[7:0]							
0x3BA	DSI58[7:0]	–	–	–	ctrl1_dpi_hactive_h[4:0]				
GMSL1 A									
0x402	GMSL1_2[7:0]	–	–	SSEN	–	–	–	–	–
0x404	GMSL1_4[7:0]	SEREN	CLINKEN	PRBSEN	AUDIO_EN	–	–	REVCCEN	FWDCCEN
0x405	GMSL1_5[7:0]	–	–	PRBS_LEN[1:0]		–	–	–	–
0x407	GMSL1_7[7:0]	DBL	HIBW	BWS	–	DRS	HVEN	–	PXL_CRC
0x40D	GMSL1_D[7:0]	I2C_LOC_ACK	–	–	–	–	–	–	LOC_CC_EN
0x40F	GMSL1_F[7:0]	CNTL_IN_EN[4:0]					GPO_RX_EN	–	SET_GPO
0x411	GMSL1_11[7:0]	ERRG_RATE2[1:0]		ERRG_TYPE2[1:0]		ERRG_CNT2[1:0]		ERRG_PER2	ERRG_EN_G1
0x413	GMSL1_13[7:0]	NO_REM_MST	ALLOW_PKTCC	–	–	–	–	–	–
0x414	GMSL1_14[7:0]	–	–	–	I2C_TIMED_OUT2	CC_WBLOCK_LOST	REV_BIT_LOCK	CC_WBLOCK	REM_CCLOCK
0x415	GMSL1_15[7:0]	–	–	–	–	–	–	SEL_VESA	SEL_RGB888
0x416	GMSL1_16[7:0]	–	MAX_RT_ERR	–	–	–	–	–	–
0x41C	GMSL1_18[7:0]	CC_I2C_RETR_CNT[7:0]							
0x41D	GMSL1_19[7:0]	CC_CRC_ERRCNT[7:0]							
0x438	GMSL1_39[7:0]	–	CROSS24_I	CROSS24_F	CROSS24[4:0]				
0x439	GMSL1_3A[7:0]	–	CROSS25_I	CROSS25_F	CROSS25[4:0]				
0x43A	GMSL1_3B[7:0]	–	CROSS26_I	CROSS26_F	CROSS26[4:0]				
0x43B	GMSL1_3C[7:0]	–	CROSS27_I	CROSS27_F	CROSS27[4:0]				
0x43C	GMSL1_3D[7:0]	–	CROSS28_I	CROSS28_F	CROSS28[4:0]				
0x43D	GMSL1_3E[7:0]	–	CROSS29_I	CROSS29_F	CROSS29[4:0]				

Maxim Confidential
Release to PRC Under NDA
Maxim Release to China Dedicated FAE Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x43E	GMSL1_3F[7:0]	–	CROSS30_I	CROSS30_F	CROSS30[4:0]				
0x442	GMSL1_42[7:0]	–	–	–	MAX_RT_EN	I2C_RT_EN	GPI_COMP_EN	GPI_RT_EN	GPO_EN
0x44D	GMSL1_4D[7:0]	HIGHIMM	–	–	–	–	–	–	–
0x466	GMSL1_66[7:0]	–	–	PRBS_TYPE	REV_FAST	DIS_DE	–	–	–
0x467	GMSL1_67[7:0]	CNTL_TRIG[1:0]		AUTO_CLINK	DE_RGB888_DBL	–	DBL_ALIGN_TO[2:0]		
0x468	GMSL1_68[7:0]	–	–	–	–	–	–	CC_CRC_LENGTH[1:0]	
0x496	GMSL1_96[7:0]	–	–	–	–	BYPASS_HVD_ALIGN	–	–	–
0x499	GMSL1_99[7:0]	–	–	–	REV_FILT_EN	ALIGN_VS_MODE	ALIGN_INFO	–	–
0x49A	GMSL1_9A[7:0]	–	–	–	–	PKTCC_EN	–	–	–
0x4C8	GMSL1_C8[7:0]	–	ALIGNING	I2C_ACK_RECVED	I2C_ACK_ACKED	–	–	–	–
MISC									
0x548	UART_PT_0[7:0]	BITLEN_PT_1_L[7:0]							
0x549	UART_PT_1[7:0]	–	–	BITLEN_PT_1_H[5:0]					
0x54A	UART_PT_2[7:0]	BITLEN_PT_2_L[7:0]							
0x54B	UART_PT_3[7:0]	–	–	BITLEN_PT_2_H[5:0]					
0x550	I2C_PT_4[7:0]	SRC_A_1[6:0]							–
0x551	I2C_PT_5[7:0]	DST_A_1[6:0]							–
0x552	I2C_PT_6[7:0]	SRC_B_1[6:0]							–
0x553	I2C_PT_7[7:0]	DST_B_1[6:0]							–
0x554	I2C_PT_8[7:0]	SRC_A_2[6:0]							–
0x555	I2C_PT_9[7:0]	DST_A_2[6:0]							–
0x556	I2C_PT_10[7:0]	SRC_B_2[6:0]							–
0x557	I2C_PT_11[7:0]	DST_B_2[6:0]							–
0x55B	SSPLL_PREDEF[7:0]	CSI_SSPLL_FB_FRACTION_IN_L[7:0]							
0x55C	SSPLL_PREDEF_EN[7:0]	SSPLL_SEL_BCLK_A[2:0]			CSI_SSPLL_FB_FRACTION_PREDEF_EN	CSI_SSPLL_FB_FRACTION_IN_H[3:0]			
0x55D	HS_VS_X[7:0]	–	DE_DET_X	VS_DET_X	HS_DET_X	–	–	VS_POL_X	HS_POL_X
0x55E	HS_VS_Y[7:0]	–	DE_DET_Y	VS_DET_Y	HS_DET_Y	–	–	VS_POL_Y	HS_POL_Y

Maxim Confidential
Release to Device Under NDA
Provided to China Dedicated FAE Under NDA
Company

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x55F	HS_VS_Z[7:0]	–	DE_DET_Z	VS_DET_Z	HS_DET_Z	–	–	VS_POL_Z	HS_POL_Z
0x56A	HS_VS_U[7:0]	–	DE_DET_U	VS_DET_U	HS_DET_U	–	–	VS_POL_U	HS_POL_U
0x56C	SSPLLB_PREDEF[7:0]	CSI_SSPLLB_FB_FRACTION_IN_L[7:0]							
0x56D	SSPLLB_PREDEF_EN[7:0]	SSPLL_SEL_BCLK_B[2:0]			CSI_SSPLLB_FB_FRACTION_PREDEF_EN	CSI_SSPLLB_FB_FRACTION_IN_H[3:0]			
0x56E	SSPLL_DIV[7:0]	SSPLL_INDIV[4:0]					SSPLL_ODIV_EXP[2:0]		
0x56F	SSPLL_DIV2[7:0]	SSPLL_FB_DIV_L[7:0]							
0x570	SSPLL_DIV3[7:0]	SSPLL_FB_DIV_H	SSPLL_FORCE_DIV	–	–	–	–	–	–
0x571	SSPLL_DIV4[7:0]	SSPLLB_INDIV[4:0]					SSPLLB_ODIV_EXP[2:0]		
0x572	SSPLL_DIV5[7:0]	SSPLLB_FB_DIV_L[7:0]							
0x573	SSPLL_DIV6[7:0]	SSPLLB_FB_DIV_H	SSPLLB_FORCE_DIV	–	–	–	–	–	–
0x574	G1_UART[7:0]	–	–	–	–	–	–	G1_UART_ARB_TO	G1_UART_ARB_EN
0x575	G1_I2C_0[7:0]	–	–	G1_SLV_SH[1:0]		–	G1_SLV_TO[2:0]		
0x577	G1_I2C_2[7:0]	G1_SRC_A[6:0]							–
0x578	G1_I2C_3[7:0]	G1_DST_A[6:0]							–
0x579	G1_I2C_4[7:0]	G1_SRC_B[6:0]							–
0x57A	G1_I2C_5[7:0]	G1_DST_B[6:0]							–
0x57D	PM_OV_STAT[7:0]	–	–	–	–	–	–	OV_LEVEL[1:0]	
GMSL1 B									
0x602	GMSL1_2[7:0]	–	–	SSEN	–	–	–	–	–
0x604	GMSL1_4[7:0]	SEREN	CLINKEN	PRBSEN	AUDIO_EN	–	–	REVCCEN	FWDCCEN
0x605	GMSL1_5[7:0]	–	–	PRBS_LEN[1:0]		–	–	–	–
0x607	GMSL1_7[7:0]	DBL	HIBW	BWS	–	DRS	HVEN	–	PXL_CRC
0x60D	GMSL1_D[7:0]	I2C_LOC_ACK	–	–	–	–	–	–	LOC_CC_EN
0x60F	GMSL1_F[7:0]	CNTL_IN_EN[4:0]					GPO_RX_EN	–	SET_GPO
0x611	GMSL1_11[7:0]	ERRG_RATE2[1:0]		ERRG_TYPE2[1:0]		ERRG_CNT2[1:0]		ERRG_PER2	ERRG_EN_G1
0x613	GMSL1_13[7:0]	NO_REM_MST	ALLOW_PKTCC	–	–	–	–	–	–

Maxim Confidential
Release to OEM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated EAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x614	GMSL1_14[7:0]	–	–	–	I2C_TIMED_OUT2	CC_WBLOCK_LOST	REV_BIT_LOCK	CC_WBLOCK	REM_CCLOCK
0x615	GMSL1_15[7:0]	–	–	–	–	–	–	SEL_VESA	SEL_RGB888
0x616	GMSL1_16[7:0]	–	MAX_RT_ERR	–	–	–	–	–	–
0x61C	GMSL1_18[7:0]	CC_I2C_RETR_CNT[7:0]							
0x61D	GMSL1_19[7:0]	CC_CRC_ERRCNT[7:0]							
0x638	GMSL1_39[7:0]	–	CROSS24_I	CROSS24_F	CROSS24[4:0]				
0x639	GMSL1_3A[7:0]	–	CROSS25_I	CROSS25_F	CROSS25[4:0]				
0x63A	GMSL1_3B[7:0]	–	CROSS26_I	CROSS26_F	CROSS26[4:0]				
0x63B	GMSL1_3C[7:0]	–	CROSS27_I	CROSS27_F	CROSS27[4:0]				
0x63C	GMSL1_3D[7:0]	–	CROSS28_I	CROSS28_F	CROSS28[4:0]				
0x63D	GMSL1_3E[7:0]	–	CROSS29_I	CROSS29_F	CROSS29[4:0]				
0x63E	GMSL1_3F[7:0]	–	CROSS30_I	CROSS30_F	CROSS30[4:0]				
0x642	GMSL1_42[7:0]	–	–	–	MAX_RT_EN	I2C_RT_EN	GPI_COMP_EN	GPI_RT_EN	GPO_EN
0x64D	GMSL1_4D[7:0]	HIGHIMM	–	–	–	–	–	–	–
0x666	GMSL1_66[7:0]	–	–	PRBS_TYPE	REV_FAST	DIS_DE	–	–	–
0x667	GMSL1_67[7:0]	CNTL_TRIG[1:0]		AUTO_CLINK	DE_RGB888_DBL	–	DBL_ALIGN_TO[2:0]		
0x668	GMSL1_68[7:0]	–	–	–	–	–	–	CC_CRC_LENGTH[1:0]	
0x696	GMSL1_96[7:0]	–	–	–	–	BYPASS_HVD_ALIGN	–	–	–
0x699	GMSL1_99[7:0]	–	–	–	REV_FILT_EN	ALIGN_VS_MODE	ALIGN_INFO	–	–
0x69A	GMSL1_9A[7:0]	–	–	–	–	PKTCC_EN	–	–	–
0x6C8	GMSL1_C8[7:0]	–	ALIGNING	I2C_ACK_RECVED	I2C_ACK_ACKED	–	–	–	–
ASYM_DV									
0x700	ASYM0[7:0]	M_A_L[7:0]							
0x701	ASYM1[7:0]	M_A_M[7:0]							

Maxim Confidential
Release to DMC Under NDA
Maxim Release to China Dedicated FAE Under NDA
Provided to DMC Confidential Only

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x702	ASYM2[7:0]	M_A_H[7:0]							
0x703	ASYM3[7:0]	M_B_L[7:0]							
0x704	ASYM4[7:0]	M_B_M[7:0]							
0x705	ASYM5[7:0]	M_B_H[7:0]							
0x706	ASYM6[7:0]	N_L[7:0]							
0x707	ASYM7[7:0]	N_M[7:0]							
0x708	ASYM8[7:0]	N_H[7:0]							
0x709	ASYM9[7:0]	X_OFF_WR_A_L[7:0]							
0x70A	ASYM10[7:0]	X_OFF_WR_A_H[7:0]							
0x70B	ASYM11[7:0]	X_MAX_A_L[7:0]							
0x70C	ASYM12[7:0]	X_MAX_A_H[7:0]							
0x70D	ASYM13[7:0]	Y_MAX_A_L[7:0]							
0x70E	ASYM14[7:0]	Y_MAX_A_H[7:0]							
0x70F	ASYM15[7:0]	X_OFF_WR_B_L[7:0]							
0x710	ASYM16[7:0]	X_OFF_WR_B_H[7:0]							
0x711	ASYM17[7:0]	X_MAX_B_L[7:0]							
0x712	ASYM18[7:0]	X_MAX_B_H[7:0]							
0x713	ASYM19[7:0]	Y_MAX_B_L[7:0]							
0x714	ASYM20[7:0]	Y_MAX_B_H[7:0]							
0x715	ASYM21[7:0]	FIFOLEVEL_A_L[7:0]							
0x716	ASYM22[7:0]	VS_INV_A	HS_INV_A	DE_INV_A	FIFOLEVEL_A_H[4:0]				
0x717	ASYM23[7:0]	FIFOLEVEL_B_L[7:0]							
0x718	ASYM24[7:0]	VS_INV_B	HS_INV_B	DE_INV_B	FIFOLEVEL_B_H[4:0]				
0x719	ASYM25[7:0]	LUT_TEMPLATE_SEL_B[3:0]				ASYM_WR_B_MUX	ASYM_EN_B	ASYM_EN_A	ASYM_START
0x71A	ASYM26[7:0]	LUT_TEMPLATE_SEL_A[3:0]				ASYM_SF_VS_INV	–	–	–
0x71B	ASYM27[7:0]	–	–	–	–	ASYM_UNDERFLOW_A	ASYM_UNDERFLOW_B	ASYM_OVERFLOW_A	ASYM_OVERFLOW_B
ASYM_READ A									
0x720	ASYM25[7:0]	VS_DLY_0[7:0]							
0x721	ASYM26[7:0]	VS_DLY_1[7:0]							
0x722	ASYM27[7:0]	VS_DLY_2[7:0]							
0x723	ASYM28[7:0]	VS_HIGH_0[7:0]							
0x724	ASYM29[7:0]	VS_HIGH_1[7:0]							
0x725	ASYM30[7:0]	VS_HIGH_2[7:0]							
0x726	ASYM31[7:0]	VS_LOW_0[7:0]							
0x727	ASYM32[7:0]	VS_LOW_1[7:0]							

Maxim Confidential
Release to Dedicated Company Employee Under NDA
Maxim Integrated Proprietary to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x728	ASYM33[7:0]	VS_LOW_2[7:0]							
0x729	ASYM34[7:0]	HS_DLY_0[7:0]							
0x72A	ASYM35[7:0]	HS_DLY_1[7:0]							
0x72B	ASYM36[7:0]	HS_DLY_2[7:0]							
0x72C	ASYM37[7:0]	HS_HIGH_0[7:0]							
0x72D	ASYM38[7:0]	HS_HIGH_1[7:0]							
0x72E	ASYM39[7:0]	HS_LOW_0[7:0]							
0x72F	ASYM40[7:0]	HS_LOW_1[7:0]							
0x730	ASYM41[7:0]	HS_CNT_0[7:0]							
0x731	ASYM42[7:0]	HS_CNT_1[7:0]							
0x732	ASYM43[7:0]	HS_LLOW_0[7:0]							
0x733	ASYM44[7:0]	HS_LLOW_1[7:0]							
0x734	ASYM45[7:0]	HS_LLOW_2[7:0]							
0x735	ASYM46[7:0]	DE_DLY_0[7:0]							
0x736	ASYM47[7:0]	DE_DLY_1[7:0]							
0x737	ASYM48[7:0]	DE_DLY_2[7:0]							
0x738	ASYM49[7:0]	DE_HIGH_0[7:0]							
0x739	ASYM50[7:0]	DE_HIGH_1[7:0]							
0x73A	ASYM51[7:0]	DE_LOW_0[7:0]							
0x73B	ASYM52[7:0]	DE_LOW_1[7:0]							
0x73C	ASYM53[7:0]	DE_CNT_0[7:0]							
0x73D	ASYM54[7:0]	DE_CNT_1[7:0]							
0x73E	ASYM55[7:0]	DE_LLOW_0[7:0]							
0x73F	ASYM56[7:0]	DE_LLOW_1[7:0]							
0x740	ASYM57[7:0]	DE_LLOW_2[7:0]							
ASYM_READ B									
0x750	ASYM25[7:0]	VS_DLY_0[7:0]							
0x751	ASYM26[7:0]	VS_DLY_1[7:0]							
0x752	ASYM27[7:0]	VS_DLY_2[7:0]							
0x753	ASYM28[7:0]	VS_HIGH_0[7:0]							
0x754	ASYM29[7:0]	VS_HIGH_1[7:0]							
0x755	ASYM30[7:0]	VS_HIGH_2[7:0]							
0x756	ASYM31[7:0]	VS_LOW_0[7:0]							
0x757	ASYM32[7:0]	VS_LOW_1[7:0]							
0x758	ASYM33[7:0]	VS_LOW_2[7:0]							
0x759	ASYM34[7:0]	HS_DLY_0[7:0]							
0x75A	ASYM35[7:0]	HS_DLY_1[7:0]							
0x75B	ASYM36[7:0]	HS_DLY_2[7:0]							
0x75C	ASYM37[7:0]	HS_HIGH_0[7:0]							
0x75D	ASYM38[7:0]	HS_HIGH_1[7:0]							
0x75E	ASYM39[7:0]	HS_LOW_0[7:0]							

Maxim Confidential
Release to DFM under NDA
Maxim Integrated Company Confidential
Document to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x75F	ASYM40[7:0]	HS_LOW_1[7:0]							
0x760	ASYM41[7:0]	HS_CNT_0[7:0]							
0x761	ASYM42[7:0]	HS_CNT_1[7:0]							
0x762	ASYM43[7:0]	HS_LLOW_0[7:0]							
0x763	ASYM44[7:0]	HS_LLOW_1[7:0]							
0x764	ASYM45[7:0]	HS_LLOW_2[7:0]							
0x765	ASYM46[7:0]	DE_DLY_0[7:0]							
0x766	ASYM47[7:0]	DE_DLY_1[7:0]							
0x767	ASYM48[7:0]	DE_DLY_2[7:0]							
0x768	ASYM49[7:0]	DE_HIGH_0[7:0]							
0x769	ASYM50[7:0]	DE_HIGH_1[7:0]							
0x76A	ASYM51[7:0]	DE_LOW_0[7:0]							
0x76B	ASYM52[7:0]	DE_LOW_1[7:0]							
0x76C	ASYM53[7:0]	DE_CNT_0[7:0]							
0x76D	ASYM54[7:0]	DE_CNT_1[7:0]							
0x76E	ASYM55[7:0]	DE_LLOW_0[7:0]							
0x76F	ASYM56[7:0]	DE_LLOW_1[7:0]							
0x770	ASYM57[7:0]	DE_LLOW_2[7:0]							
ASYM_DV_LUT									
0x800	S0[7:0]	ASYM_DV_LUT_0[7:0]							
0x801	S1[7:0]	ASYM_DV_LUT_1[7:0]							
0x802	S2[7:0]	ASYM_DV_LUT_2[7:0]							
0x803	S3[7:0]	ASYM_DV_LUT_3[7:0]							
0x804	S4[7:0]	ASYM_DV_LUT_4[7:0]							
0x805	S5[7:0]	ASYM_DV_LUT_5[7:0]							
0x806	S6[7:0]	ASYM_DV_LUT_6[7:0]							
0x807	S7[7:0]	ASYM_DV_LUT_7[7:0]							
0x808	S8[7:0]	ASYM_DV_LUT_8[7:0]							
0x809	S9[7:0]	ASYM_DV_LUT_9[7:0]							
0x80A	SA[7:0]	ASYM_DV_LUT_A[7:0]							
0x80B	SB[7:0]	ASYM_DV_LUT_B[7:0]							
0x80C	SC[7:0]	ASYM_DV_LUT_C[7:0]							
0x80D	SD[7:0]	ASYM_DV_LUT_D[7:0]							
0x80E	SE[7:0]	ASYM_DV_LUT_E[7:0]							
0x80F	SF[7:0]	ASYM_DV_LUT_F[7:0]							
0x810	S10[7:0]	ASYM_DV_LUT_10[7:0]							
0x811	S11[7:0]	ASYM_DV_LUT_11[7:0]							
0x812	S12[7:0]	ASYM_DV_LUT_12[7:0]							
0x813	S13[7:0]	ASYM_DV_LUT_13[7:0]							
0x814	S14[7:0]	ASYM_DV_LUT_14[7:0]							
0x815	S15[7:0]	ASYM_DV_LUT_15[7:0]							

Maxim Confidential
Release to DFM under NDA
Company Dedicated to China
Maxim Integrated Confidential/Distribute Only Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x816	S16[7:0]	ASYM_DV_LUT_16[7:0]							
0x817	S17[7:0]	ASYM_DV_LUT_17[7:0]							
0x818	S18[7:0]	ASYM_DV_LUT_18[7:0]							
0x819	S19[7:0]	ASYM_DV_LUT_19[7:0]							
0x81A	S1A[7:0]	ASYM_DV_LUT_1A[7:0]							
0x81B	S1B[7:0]	ASYM_DV_LUT_1B[7:0]							
0x81C	S1C[7:0]	ASYM_DV_LUT_1C[7:0]							
0x81D	S1D[7:0]	ASYM_DV_LUT_1D[7:0]							
0x81E	S1E[7:0]	ASYM_DV_LUT_1E[7:0]							
0x81F	S1F[7:0]	ASYM_DV_LUT_1F[7:0]							
0x820	S20[7:0]	ASYM_DV_LUT_20[7:0]							
0x821	S21[7:0]	ASYM_DV_LUT_21[7:0]							
0x822	S22[7:0]	ASYM_DV_LUT_22[7:0]							
0x823	S23[7:0]	ASYM_DV_LUT_23[7:0]							
0x824	S24[7:0]	ASYM_DV_LUT_24[7:0]							
0x825	S25[7:0]	ASYM_DV_LUT_25[7:0]							
0x826	S26[7:0]	ASYM_DV_LUT_26[7:0]							
0x827	S27[7:0]	ASYM_DV_LUT_27[7:0]							
0x828	S28[7:0]	ASYM_DV_LUT_28[7:0]							
0x829	S29[7:0]	ASYM_DV_LUT_29[7:0]							
0x82A	S2A[7:0]	ASYM_DV_LUT_2A[7:0]							
0x82B	S2B[7:0]	ASYM_DV_LUT_2B[7:0]							
0x82C	S2C[7:0]	ASYM_DV_LUT_2C[7:0]							
0x82D	S2D[7:0]	ASYM_DV_LUT_2D[7:0]							
0x82E	S2E[7:0]	ASYM_DV_LUT_2E[7:0]							
0x82F	S2F[7:0]	ASYM_DV_LUT_2F[7:0]							
0x830	S30[7:0]	ASYM_DV_LUT_30[7:0]							
0x831	S31[7:0]	ASYM_DV_LUT_31[7:0]							
0x832	S32[7:0]	ASYM_DV_LUT_32[7:0]							
0x833	S33[7:0]	ASYM_DV_LUT_33[7:0]							
0x834	S34[7:0]	ASYM_DV_LUT_34[7:0]							
0x835	S35[7:0]	ASYM_DV_LUT_35[7:0]							
0x836	S36[7:0]	ASYM_DV_LUT_36[7:0]							
0x837	S37[7:0]	ASYM_DV_LUT_37[7:0]							
0x838	S38[7:0]	ASYM_DV_LUT_38[7:0]							
0x839	S39[7:0]	ASYM_DV_LUT_39[7:0]							
0x83A	S3A[7:0]	ASYM_DV_LUT_3A[7:0]							
0x83B	S3B[7:0]	ASYM_DV_LUT_3B[7:0]							
0x83C	S3C[7:0]	ASYM_DV_LUT_3C[7:0]							
0x83D	S3D[7:0]	ASYM_DV_LUT_3D[7:0]							
0x83E	S3E[7:0]	ASYM_DV_LUT_3E[7:0]							

Maxim Confidential
Release to DFM under NDA
Maxim Integrated Company Confidential
Document to China Dedicated Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x83F	S3F[7:0]	ASYM_DV_LUT_3F[7:0]							
0x840	S40[7:0]	ASYM_DV_LUT_40[7:0]							
0x841	S41[7:0]	ASYM_DV_LUT_41[7:0]							
0x842	S42[7:0]	ASYM_DV_LUT_42[7:0]							
0x843	S43[7:0]	ASYM_DV_LUT_43[7:0]							
0x844	S44[7:0]	ASYM_DV_LUT_44[7:0]							
0x845	S45[7:0]	ASYM_DV_LUT_45[7:0]							
0x846	S46[7:0]	ASYM_DV_LUT_46[7:0]							
0x847	S47[7:0]	ASYM_DV_LUT_47[7:0]							
0x848	S48[7:0]	ASYM_DV_LUT_48[7:0]							
0x849	S49[7:0]	ASYM_DV_LUT_49[7:0]							
0x84A	S4A[7:0]	ASYM_DV_LUT_4A[7:0]							
0x84B	S4B[7:0]	ASYM_DV_LUT_4B[7:0]							
0x84C	S4C[7:0]	ASYM_DV_LUT_4C[7:0]							
0x84D	S4D[7:0]	ASYM_DV_LUT_4D[7:0]							
0x84E	S4E[7:0]	ASYM_DV_LUT_4E[7:0]							
0x84F	S4F[7:0]	ASYM_DV_LUT_4F[7:0]							
0x850	S50[7:0]	ASYM_DV_LUT_50[7:0]							
0x851	S51[7:0]	ASYM_DV_LUT_51[7:0]							
0x852	S52[7:0]	ASYM_DV_LUT_52[7:0]							
0x853	S53[7:0]	ASYM_DV_LUT_53[7:0]							
0x854	S54[7:0]	ASYM_DV_LUT_54[7:0]							
0x855	S55[7:0]	ASYM_DV_LUT_55[7:0]							
0x856	S56[7:0]	ASYM_DV_LUT_56[7:0]							
0x857	S57[7:0]	ASYM_DV_LUT_57[7:0]							
0x858	S58[7:0]	ASYM_DV_LUT_58[7:0]							
0x859	S59[7:0]	ASYM_DV_LUT_59[7:0]							
0x85A	S5A[7:0]	ASYM_DV_LUT_5A[7:0]							
0x85B	S5B[7:0]	ASYM_DV_LUT_5B[7:0]							
0x85C	S5C[7:0]	ASYM_DV_LUT_5C[7:0]							
0x85D	S5D[7:0]	ASYM_DV_LUT_5D[7:0]							
0x85E	S5E[7:0]	ASYM_DV_LUT_5E[7:0]							
0x85F	S5F[7:0]	ASYM_DV_LUT_5F[7:0]							
0x860	S60[7:0]	ASYM_DV_LUT_60[7:0]							
0x861	S61[7:0]	ASYM_DV_LUT_61[7:0]							
0x862	S62[7:0]	ASYM_DV_LUT_62[7:0]							
0x863	S63[7:0]	ASYM_DV_LUT_63[7:0]							
0x864	S64[7:0]	ASYM_DV_LUT_64[7:0]							
0x865	S65[7:0]	ASYM_DV_LUT_65[7:0]							
0x866	S66[7:0]	ASYM_DV_LUT_66[7:0]							
0x867	S67[7:0]	ASYM_DV_LUT_67[7:0]							

Maxim Confidential
Release to DFM under NDA
Company Proprietary
Dedicated Partner
Maxim Integrated
Do not copy to China

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x868	S68[7:0]	ASYM_DV_LUT_68[7:0]							
0x869	S69[7:0]	ASYM_DV_LUT_69[7:0]							
0x86A	S6A[7:0]	ASYM_DV_LUT_6A[7:0]							
0x86B	S6B[7:0]	ASYM_DV_LUT_6B[7:0]							
0x86C	S6C[7:0]	ASYM_DV_LUT_6C[7:0]							
0x86D	S6D[7:0]	ASYM_DV_LUT_6D[7:0]							
0x86E	S6E[7:0]	ASYM_DV_LUT_6E[7:0]							
0x86F	S6F[7:0]	ASYM_DV_LUT_6F[7:0]							
0x870	S70[7:0]	ASYM_DV_LUT_70[7:0]							
0x871	S71[7:0]	ASYM_DV_LUT_71[7:0]							
0x872	S72[7:0]	ASYM_DV_LUT_72[7:0]							
0x873	S73[7:0]	ASYM_DV_LUT_73[7:0]							
0x874	S74[7:0]	ASYM_DV_LUT_74[7:0]							
0x875	S75[7:0]	ASYM_DV_LUT_75[7:0]							
0x876	S76[7:0]	ASYM_DV_LUT_76[7:0]							
0x877	S77[7:0]	ASYM_DV_LUT_77[7:0]							
0x878	S78[7:0]	ASYM_DV_LUT_78[7:0]							
0x879	S79[7:0]	ASYM_DV_LUT_79[7:0]							
0x87A	S7A[7:0]	ASYM_DV_LUT_7A[7:0]							
0x87B	S7B[7:0]	ASYM_DV_LUT_7B[7:0]							
0x87C	S7C[7:0]	ASYM_DV_LUT_7C[7:0]							
0x87D	S7D[7:0]	ASYM_DV_LUT_7D[7:0]							
0x87E	S7E[7:0]	ASYM_DV_LUT_7E[7:0]							
0x87F	S7F[7:0]	ASYM_DV_LUT_7F[7:0]							
0x880	S80[7:0]	ASYM_DV_LUT_80[7:0]							
0x881	S81[7:0]	ASYM_DV_LUT_81[7:0]							
0x882	S82[7:0]	ASYM_DV_LUT_82[7:0]							
0x883	S83[7:0]	ASYM_DV_LUT_83[7:0]							
0x884	S84[7:0]	ASYM_DV_LUT_84[7:0]							
0x885	S85[7:0]	ASYM_DV_LUT_85[7:0]							
0x886	S86[7:0]	ASYM_DV_LUT_86[7:0]							
0x887	S87[7:0]	ASYM_DV_LUT_87[7:0]							
0x888	S88[7:0]	ASYM_DV_LUT_88[7:0]							
0x889	S89[7:0]	ASYM_DV_LUT_89[7:0]							
0x88A	S8A[7:0]	ASYM_DV_LUT_8A[7:0]							
0x88B	S8B[7:0]	ASYM_DV_LUT_8B[7:0]							
0x88C	S8C[7:0]	ASYM_DV_LUT_8C[7:0]							
0x88D	S8D[7:0]	ASYM_DV_LUT_8D[7:0]							
0x88E	S8E[7:0]	ASYM_DV_LUT_8E[7:0]							
0x88F	S8F[7:0]	ASYM_DV_LUT_8F[7:0]							
0x890	S90[7:0]	ASYM_DV_LUT_90[7:0]							

Maxim Confidential
Release to DFM under NDA
Company Confidential
Maxim Integrated
Dedicated to China under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x891	S91[7:0]	ASYM_DV_LUT_91[7:0]							
0x892	S92[7:0]	ASYM_DV_LUT_92[7:0]							
0x893	S93[7:0]	ASYM_DV_LUT_93[7:0]							
0x894	S94[7:0]	ASYM_DV_LUT_94[7:0]							
0x895	S95[7:0]	ASYM_DV_LUT_95[7:0]							
0x896	S96[7:0]	ASYM_DV_LUT_96[7:0]							
0x897	S97[7:0]	ASYM_DV_LUT_97[7:0]							
0x898	S98[7:0]	ASYM_DV_LUT_98[7:0]							
0x899	S99[7:0]	ASYM_DV_LUT_99[7:0]							
0x89A	S9A[7:0]	ASYM_DV_LUT_9A[7:0]							
0x89B	S9B[7:0]	ASYM_DV_LUT_9B[7:0]							
0x89C	S9C[7:0]	ASYM_DV_LUT_9C[7:0]							
0x89D	S9D[7:0]	ASYM_DV_LUT_9D[7:0]							
0x89E	S9E[7:0]	ASYM_DV_LUT_9E[7:0]							
0x89F	S9F[7:0]	ASYM_DV_LUT_9F[7:0]							
0x8A0	SA0[7:0]	ASYM_DV_LUT_A0[7:0]							
0x8A1	SA1[7:0]	ASYM_DV_LUT_A1[7:0]							
0x8A2	SA2[7:0]	ASYM_DV_LUT_A2[7:0]							
0x8A3	SA3[7:0]	ASYM_DV_LUT_A3[7:0]							
0x8A4	SA4[7:0]	ASYM_DV_LUT_A4[7:0]							
0x8A5	SA5[7:0]	ASYM_DV_LUT_A5[7:0]							
0x8A6	SA6[7:0]	ASYM_DV_LUT_A6[7:0]							
0x8A7	SA7[7:0]	ASYM_DV_LUT_A7[7:0]							
0x8A8	SA8[7:0]	ASYM_DV_LUT_A8[7:0]							
0x8A9	SA9[7:0]	ASYM_DV_LUT_A9[7:0]							
0x8AA	SAA[7:0]	ASYM_DV_LUT_AA[7:0]							
0x8AB	SAB[7:0]	ASYM_DV_LUT_AB[7:0]							
0x8AC	SAC[7:0]	ASYM_DV_LUT_AC[7:0]							
0x8AD	SAD[7:0]	ASYM_DV_LUT_AD[7:0]							
0x8AE	SAE[7:0]	ASYM_DV_LUT_AE[7:0]							
0x8AF	SAF[7:0]	ASYM_DV_LUT_AF[7:0]							
0x8B0	SB0[7:0]	ASYM_DV_LUT_B0[7:0]							
0x8B1	SB1[7:0]	ASYM_DV_LUT_B1[7:0]							
0x8B2	SB2[7:0]	ASYM_DV_LUT_B2[7:0]							
0x8B3	SB3[7:0]	ASYM_DV_LUT_B3[7:0]							
0x8B4	SB4[7:0]	ASYM_DV_LUT_B4[7:0]							
0x8B5	SB5[7:0]	ASYM_DV_LUT_B5[7:0]							
0x8B6	SB6[7:0]	ASYM_DV_LUT_B6[7:0]							
0x8B7	SB7[7:0]	ASYM_DV_LUT_B7[7:0]							
0x8B8	SB8[7:0]	ASYM_DV_LUT_B8[7:0]							
0x8B9	SB9[7:0]	ASYM_DV_LUT_B9[7:0]							

Maxim Confidential
Release to DFM under NDA
Company Proprietary
Dedicated to China
Maxim Integrated
Do not copy

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x8BA	SBA[7:0]	ASYM_DV_LUT_BA[7:0]							
0x8BB	SBB[7:0]	ASYM_DV_LUT_BB[7:0]							
0x8BC	SBC[7:0]	ASYM_DV_LUT_BC[7:0]							
0x8BD	SBD[7:0]	ASYM_DV_LUT_BD[7:0]							
0x8BE	SBE[7:0]	ASYM_DV_LUT_BE[7:0]							
0x8BF	SBF[7:0]	ASYM_DV_LUT_BF[7:0]							
0x8C0	SC0[7:0]	ASYM_DV_LUT_C0[7:0]							
0x8C1	SC1[7:0]	ASYM_DV_LUT_C1[7:0]							
0x8C2	SC2[7:0]	ASYM_DV_LUT_C2[7:0]							
0x8C3	SC3[7:0]	ASYM_DV_LUT_C3[7:0]							
0x8C4	SC4[7:0]	ASYM_DV_LUT_C4[7:0]							
0x8C5	SC5[7:0]	ASYM_DV_LUT_C5[7:0]							
0x8C6	SC6[7:0]	ASYM_DV_LUT_C6[7:0]							
0x8C7	SC7[7:0]	ASYM_DV_LUT_C7[7:0]							
0x8C8	SC8[7:0]	ASYM_DV_LUT_C8[7:0]							
0x8C9	SC9[7:0]	ASYM_DV_LUT_C9[7:0]							
0x8CA	SCA[7:0]	ASYM_DV_LUT_CA[7:0]							
0x8CB	SCB[7:0]	ASYM_DV_LUT_CB[7:0]							
0x8CC	SCC[7:0]	ASYM_DV_LUT_CC[7:0]							
0x8CD	SCD[7:0]	ASYM_DV_LUT_CD[7:0]							
0x8CE	SCE[7:0]	ASYM_DV_LUT_CE[7:0]							
0x8CF	SCF[7:0]	ASYM_DV_LUT_CF[7:0]							
0x8D0	SD0[7:0]	ASYM_DV_LUT_D0[7:0]							
0x8D1	SD1[7:0]	ASYM_DV_LUT_D1[7:0]							
0x8D2	SD2[7:0]	ASYM_DV_LUT_D2[7:0]							
0x8D3	SD3[7:0]	ASYM_DV_LUT_D3[7:0]							
0x8D4	SD4[7:0]	ASYM_DV_LUT_D4[7:0]							
0x8D5	SD5[7:0]	ASYM_DV_LUT_D5[7:0]							
0x8D6	SD6[7:0]	ASYM_DV_LUT_D6[7:0]							
0x8D7	SD7[7:0]	ASYM_DV_LUT_D7[7:0]							
0x8D8	SD8[7:0]	ASYM_DV_LUT_D8[7:0]							
0x8D9	SD9[7:0]	ASYM_DV_LUT_D9[7:0]							
0x8DA	SDA[7:0]	ASYM_DV_LUT_DA[7:0]							
0x8DB	SDB[7:0]	ASYM_DV_LUT_DB[7:0]							
0x8DC	SDC[7:0]	ASYM_DV_LUT_DC[7:0]							
0x8DD	SDD[7:0]	ASYM_DV_LUT_DD[7:0]							
0x8DE	SDE[7:0]	ASYM_DV_LUT_DE[7:0]							
0x8DF	SDF[7:0]	ASYM_DV_LUT_DF[7:0]							
0x8E0	SE0[7:0]	ASYM_DV_LUT_E0[7:0]							
0x8E1	SE1[7:0]	ASYM_DV_LUT_E1[7:0]							
0x8E2	SE2[7:0]	ASYM_DV_LUT_E2[7:0]							

Maxim Confidential
Release to DFM under NDA
Maxim Integrated Company Confidential
Division to China Dedicated Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x8E3	SE3[7:0]	ASYM_DV_LUT_E3[7:0]							
0x8E4	SE4[7:0]	ASYM_DV_LUT_E4[7:0]							
0x8E5	SE5[7:0]	ASYM_DV_LUT_E5[7:0]							
0x8E6	SE6[7:0]	ASYM_DV_LUT_E6[7:0]							
0x8E7	SE7[7:0]	ASYM_DV_LUT_E7[7:0]							
0x8E8	SE8[7:0]	ASYM_DV_LUT_E8[7:0]							
0x8E9	SE9[7:0]	ASYM_DV_LUT_E9[7:0]							
0x8EA	SEA[7:0]	ASYM_DV_LUT_EA[7:0]							
0x8EB	SEB[7:0]	ASYM_DV_LUT_EB[7:0]							
0x8EC	SEC[7:0]	ASYM_DV_LUT_EC[7:0]							
0x8ED	SED[7:0]	ASYM_DV_LUT_ED[7:0]							
0x8EE	SEE[7:0]	ASYM_DV_LUT_EE[7:0]							
0x8EF	SEF[7:0]	ASYM_DV_LUT_EF[7:0]							
0x8F0	SF0[7:0]	ASYM_DV_LUT_F0[7:0]							
0x8F1	SF1[7:0]	ASYM_DV_LUT_F1[7:0]							
0x8F2	SF2[7:0]	ASYM_DV_LUT_F2[7:0]							
0x8F3	SF3[7:0]	ASYM_DV_LUT_F3[7:0]							
0x8F4	SF4[7:0]	ASYM_DV_LUT_F4[7:0]							
0x8F5	SF5[7:0]	ASYM_DV_LUT_F5[7:0]							
0x8F6	SF6[7:0]	ASYM_DV_LUT_F6[7:0]							
0x8F7	SF7[7:0]	ASYM_DV_LUT_F7[7:0]							
0x8F8	SF8[7:0]	ASYM_DV_LUT_F8[7:0]							
0x8F9	SF9[7:0]	ASYM_DV_LUT_F9[7:0]							
0x8FA	SFA[7:0]	ASYM_DV_LUT_FA[7:0]							
0x8FB	SFB[7:0]	ASYM_DV_LUT_FB[7:0]							
0x8FC	SFC[7:0]	ASYM_DV_LUT_FC[7:0]							
0x8FD	SFD[7:0]	ASYM_DV_LUT_FD[7:0]							
0x8FE	SFE[7:0]	ASYM_DV_LUT_FE[7:0]							
0x8FF	SFF[7:0]	ASYM_DV_LUT_FF[7:0]							
0x0900	S100[7:0]	ASYM_DV_LUT_100[7:0]							
0x0901	S101[7:0]	ASYM_DV_LUT_101[7:0]							
0x0902	S102[7:0]	ASYM_DV_LUT_102[7:0]							
0x0903	S103[7:0]	ASYM_DV_LUT_103[7:0]							
0x0904	S104[7:0]	ASYM_DV_LUT_104[7:0]							
0x0905	S105[7:0]	ASYM_DV_LUT_105[7:0]							
0x0906	S106[7:0]	ASYM_DV_LUT_106[7:0]							
0x0907	S107[7:0]	ASYM_DV_LUT_107[7:0]							
0x0908	S108[7:0]	ASYM_DV_LUT_108[7:0]							
0x0909	S109[7:0]	ASYM_DV_LUT_109[7:0]							
0x090A	S10A[7:0]	ASYM_DV_LUT_10A[7:0]							
0x090B	S10B[7:0]	ASYM_DV_LUT_10B[7:0]							

Maxim Confidential
Release to DFM under NDA
Company Proprietary
Dedicated Use Under NDA
Maxim Integrated
Division to China

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x090C	S10C[7:0]	ASYM_DV_LUT_10C[7:0]							
0x090D	S10D[7:0]	ASYM_DV_LUT_10D[7:0]							
ASYM_DV_LUT_A									
0x1000	S0[7:0]	ASYM_DV_LUT_A_0[7:0]							
0x1001	S1[7:0]	ASYM_DV_LUT_A_1[7:0]							
0x1002	S2[7:0]	ASYM_DV_LUT_A_2[7:0]							
0x1003	S3[7:0]	ASYM_DV_LUT_A_3[7:0]							
0x1004	S4[7:0]	ASYM_DV_LUT_A_4[7:0]							
0x1005	S5[7:0]	ASYM_DV_LUT_A_5[7:0]							
0x1006	S6[7:0]	ASYM_DV_LUT_A_6[7:0]							
0x1007	S7[7:0]	ASYM_DV_LUT_A_7[7:0]							
0x1008	S8[7:0]	ASYM_DV_LUT_A_8[7:0]							
0x1009	S9[7:0]	ASYM_DV_LUT_A_9[7:0]							
0x100A	SA[7:0]	ASYM_DV_LUT_A_A[7:0]							
0x100B	SB[7:0]	ASYM_DV_LUT_A_B[7:0]							
0x100C	SC[7:0]	ASYM_DV_LUT_A_C[7:0]							
0x100D	SD[7:0]	ASYM_DV_LUT_A_D[7:0]							
0x100E	SE[7:0]	ASYM_DV_LUT_A_E[7:0]							
0x100F	SF[7:0]	ASYM_DV_LUT_A_F[7:0]							
0x1010	S10[7:0]	ASYM_DV_LUT_A_10[7:0]							
0x1011	S11[7:0]	ASYM_DV_LUT_A_11[7:0]							
0x1012	S12[7:0]	ASYM_DV_LUT_A_12[7:0]							
0x1013	S13[7:0]	ASYM_DV_LUT_A_13[7:0]							
0x1014	S14[7:0]	ASYM_DV_LUT_A_14[7:0]							
0x1015	S15[7:0]	ASYM_DV_LUT_A_15[7:0]							
0x1016	S16[7:0]	ASYM_DV_LUT_A_16[7:0]							
0x1017	S17[7:0]	ASYM_DV_LUT_A_17[7:0]							
0x1018	S18[7:0]	ASYM_DV_LUT_A_18[7:0]							
0x1019	S19[7:0]	ASYM_DV_LUT_A_19[7:0]							
0x101A	S1A[7:0]	ASYM_DV_LUT_A_1A[7:0]							
0x101B	S1B[7:0]	ASYM_DV_LUT_A_1B[7:0]							
0x101C	S1C[7:0]	ASYM_DV_LUT_A_1C[7:0]							
0x101D	S1D[7:0]	ASYM_DV_LUT_A_1D[7:0]							
0x101E	S1E[7:0]	ASYM_DV_LUT_A_1E[7:0]							
0x101F	S1F[7:0]	ASYM_DV_LUT_A_1F[7:0]							
0x1020	S20[7:0]	ASYM_DV_LUT_A_20[7:0]							
0x1021	S21[7:0]	ASYM_DV_LUT_A_21[7:0]							
0x1022	S22[7:0]	ASYM_DV_LUT_A_22[7:0]							
0x1023	S23[7:0]	ASYM_DV_LUT_A_23[7:0]							
0x1024	S24[7:0]	ASYM_DV_LUT_A_24[7:0]							
0x1025	S25[7:0]	ASYM_DV_LUT_A_25[7:0]							

Maxim Confidential
Release to DFM under NDA
Maxim Integrated Company Confidential
Document Provided to China Dedicated Partner NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x1026	S26[7:0]	ASYM_DV_LUT_A_26[7:0]							
0x1027	S27[7:0]	ASYM_DV_LUT_A_27[7:0]							
0x1028	S28[7:0]	ASYM_DV_LUT_A_28[7:0]							
0x1029	S29[7:0]	ASYM_DV_LUT_A_29[7:0]							
0x102A	S2A[7:0]	ASYM_DV_LUT_A_2A[7:0]							
0x102B	S2B[7:0]	ASYM_DV_LUT_A_2B[7:0]							
0x102C	S2C[7:0]	ASYM_DV_LUT_A_2C[7:0]							
0x102D	S2D[7:0]	ASYM_DV_LUT_A_2D[7:0]							
0x102E	S2E[7:0]	ASYM_DV_LUT_A_2E[7:0]							
0x102F	S2F[7:0]	ASYM_DV_LUT_A_2F[7:0]							
0x1030	S30[7:0]	ASYM_DV_LUT_A_30[7:0]							
0x1031	S31[7:0]	ASYM_DV_LUT_A_31[7:0]							
0x1032	S32[7:0]	ASYM_DV_LUT_A_32[7:0]							
0x1033	S33[7:0]	ASYM_DV_LUT_A_33[7:0]							
0x1034	S34[7:0]	ASYM_DV_LUT_A_34[7:0]							
0x1035	S35[7:0]	ASYM_DV_LUT_A_35[7:0]							
0x1036	S36[7:0]	ASYM_DV_LUT_A_36[7:0]							
0x1037	S37[7:0]	ASYM_DV_LUT_A_37[7:0]							
0x1038	S38[7:0]	ASYM_DV_LUT_A_38[7:0]							
0x1039	S39[7:0]	ASYM_DV_LUT_A_39[7:0]							
0x103A	S3A[7:0]	ASYM_DV_LUT_A_3A[7:0]							
0x103B	S3B[7:0]	ASYM_DV_LUT_A_3B[7:0]							
0x103C	S3C[7:0]	ASYM_DV_LUT_A_3C[7:0]							
0x103D	S3D[7:0]	ASYM_DV_LUT_A_3D[7:0]							
0x103E	S3E[7:0]	ASYM_DV_LUT_A_3E[7:0]							
0x103F	S3F[7:0]	ASYM_DV_LUT_A_3F[7:0]							
0x1040	S40[7:0]	ASYM_DV_LUT_A_40[7:0]							
0x1041	S41[7:0]	ASYM_DV_LUT_A_41[7:0]							
0x1042	S42[7:0]	ASYM_DV_LUT_A_42[7:0]							
0x1043	S43[7:0]	ASYM_DV_LUT_A_43[7:0]							
0x1044	S44[7:0]	ASYM_DV_LUT_A_44[7:0]							
0x1045	S45[7:0]	ASYM_DV_LUT_A_45[7:0]							
0x1046	S46[7:0]	ASYM_DV_LUT_A_46[7:0]							
0x1047	S47[7:0]	ASYM_DV_LUT_A_47[7:0]							
0x1048	S48[7:0]	ASYM_DV_LUT_A_48[7:0]							
0x1049	S49[7:0]	ASYM_DV_LUT_A_49[7:0]							
0x104A	S4A[7:0]	ASYM_DV_LUT_A_4A[7:0]							
0x104B	S4B[7:0]	ASYM_DV_LUT_A_4B[7:0]							
0x104C	S4C[7:0]	ASYM_DV_LUT_A_4C[7:0]							
0x104D	S4D[7:0]	ASYM_DV_LUT_A_4D[7:0]							
0x104E	S4E[7:0]	ASYM_DV_LUT_A_4E[7:0]							

Maxim Confidential
Release to DFN under NDA
Company Dedicated to China
Maxim Integrated Confidential
Do not copy to China

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x104F	S4F[7:0]	ASYM_DV_LUT_A_4F[7:0]							
0x1050	S50[7:0]	ASYM_DV_LUT_A_50[7:0]							
0x1052	S52[7:0]	ASYM_DV_LUT_A_52[7:0]							
0x1053	S53[7:0]	ASYM_DV_LUT_A_53[7:0]							
0x1054	S54[7:0]	ASYM_DV_LUT_A_54[7:0]							
0x1055	S55[7:0]	ASYM_DV_LUT_A_55[7:0]							
0x1056	S56[7:0]	ASYM_DV_LUT_A_56[7:0]							
0x1057	S57[7:0]	ASYM_DV_LUT_A_57[7:0]							
0x1058	S58[7:0]	ASYM_DV_LUT_A_58[7:0]							
0x1059	S59[7:0]	ASYM_DV_LUT_A_59[7:0]							
0x105A	S5A[7:0]	ASYM_DV_LUT_A_5A[7:0]							
0x105B	S5B[7:0]	ASYM_DV_LUT_A_5B[7:0]							
0x105C	S5C[7:0]	ASYM_DV_LUT_A_5C[7:0]							
0x105D	S5D[7:0]	ASYM_DV_LUT_A_5D[7:0]							
0x105E	S5E[7:0]	ASYM_DV_LUT_A_5E[7:0]							
0x105F	S5F[7:0]	ASYM_DV_LUT_A_5F[7:0]							
0x1060	S60[7:0]	ASYM_DV_LUT_A_60[7:0]							
0x1061	S61[7:0]	ASYM_DV_LUT_A_61[7:0]							
0x1062	S62[7:0]	ASYM_DV_LUT_A_62[7:0]							
0x1063	S63[7:0]	ASYM_DV_LUT_A_63[7:0]							
0x1064	S64[7:0]	ASYM_DV_LUT_A_64[7:0]							
0x1065	S65[7:0]	ASYM_DV_LUT_A_65[7:0]							
0x1066	S66[7:0]	ASYM_DV_LUT_A_66[7:0]							
0x1067	S67[7:0]	ASYM_DV_LUT_A_67[7:0]							
0x1068	S68[7:0]	ASYM_DV_LUT_A_68[7:0]							
0x1069	S69[7:0]	ASYM_DV_LUT_A_69[7:0]							
0x106A	S6A[7:0]	ASYM_DV_LUT_A_6A[7:0]							
0x106B	S6B[7:0]	ASYM_DV_LUT_A_6B[7:0]							
0x106C	S6C[7:0]	ASYM_DV_LUT_A_6C[7:0]							
0x106D	S6D[7:0]	ASYM_DV_LUT_A_6D[7:0]							
0x106E	S6E[7:0]	ASYM_DV_LUT_A_6E[7:0]							
0x106F	S6F[7:0]	ASYM_DV_LUT_A_6F[7:0]							
0x1070	S70[7:0]	ASYM_DV_LUT_A_70[7:0]							
0x1071	S71[7:0]	ASYM_DV_LUT_A_71[7:0]							
0x1072	S72[7:0]	ASYM_DV_LUT_A_72[7:0]							
0x1073	S73[7:0]	ASYM_DV_LUT_A_73[7:0]							
0x1074	S74[7:0]	ASYM_DV_LUT_A_74[7:0]							
0x1075	S75[7:0]	ASYM_DV_LUT_A_75[7:0]							
0x1076	S76[7:0]	ASYM_DV_LUT_A_76[7:0]							
0x1077	S77[7:0]	ASYM_DV_LUT_A_77[7:0]							
0x1078	S78[7:0]	ASYM_DV_LUT_A_78[7:0]							

Maxim Confidential
Release to DFN under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated Version under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x1079	S79[7:0]	ASYM_DV_LUT_A_79[7:0]							
0x107A	S7A[7:0]	ASYM_DV_LUT_A_7A[7:0]							
0x107B	S7B[7:0]	ASYM_DV_LUT_A_7B[7:0]							
0x107C	S7C[7:0]	ASYM_DV_LUT_A_7C[7:0]							
0x107D	S7D[7:0]	ASYM_DV_LUT_A_7D[7:0]							
0x107E	S7E[7:0]	ASYM_DV_LUT_A_7E[7:0]							
0x107F	S7F[7:0]	ASYM_DV_LUT_A_7F[7:0]							
0x1080	S80[7:0]	ASYM_DV_LUT_A_80[7:0]							
0x1081	S81[7:0]	ASYM_DV_LUT_A_81[7:0]							
0x1082	S82[7:0]	ASYM_DV_LUT_A_82[7:0]							
0x1083	S83[7:0]	ASYM_DV_LUT_A_83[7:0]							
0x1084	S84[7:0]	ASYM_DV_LUT_A_84[7:0]							
0x1085	S85[7:0]	ASYM_DV_LUT_A_85[7:0]							
0x1086	S86[7:0]	ASYM_DV_LUT_A_86[7:0]							
0x1087	S87[7:0]	ASYM_DV_LUT_A_87[7:0]							
0x1088	S88[7:0]	ASYM_DV_LUT_A_88[7:0]							
0x1089	S89[7:0]	ASYM_DV_LUT_A_89[7:0]							
0x108A	S8A[7:0]	ASYM_DV_LUT_A_8A[7:0]							
0x108B	S8B[7:0]	ASYM_DV_LUT_A_8B[7:0]							
0x108C	S8C[7:0]	ASYM_DV_LUT_A_8C[7:0]							
0x108D	S8D[7:0]	ASYM_DV_LUT_A_8D[7:0]							
0x108E	S8E[7:0]	ASYM_DV_LUT_A_8E[7:0]							
0x108F	S8F[7:0]	ASYM_DV_LUT_A_8F[7:0]							
0x1090	S90[7:0]	ASYM_DV_LUT_A_90[7:0]							
0x1091	S91[7:0]	ASYM_DV_LUT_A_91[7:0]							
0x1092	S92[7:0]	ASYM_DV_LUT_A_92[7:0]							
0x1093	S93[7:0]	ASYM_DV_LUT_A_93[7:0]							
0x1094	S94[7:0]	ASYM_DV_LUT_A_94[7:0]							
0x1095	S95[7:0]	ASYM_DV_LUT_A_95[7:0]							
0x1096	S96[7:0]	ASYM_DV_LUT_A_96[7:0]							
0x1097	S97[7:0]	ASYM_DV_LUT_A_97[7:0]							
0x1098	S98[7:0]	ASYM_DV_LUT_A_98[7:0]							
0x1099	S99[7:0]	ASYM_DV_LUT_A_99[7:0]							
0x109A	S9A[7:0]	ASYM_DV_LUT_A_9A[7:0]							
0x109B	S9B[7:0]	ASYM_DV_LUT_A_9B[7:0]							
0x109C	S9C[7:0]	ASYM_DV_LUT_A_9C[7:0]							
0x109D	S9D[7:0]	ASYM_DV_LUT_A_9D[7:0]							
0x109E	S9E[7:0]	ASYM_DV_LUT_A_9E[7:0]							
0x109F	S9F[7:0]	ASYM_DV_LUT_A_9F[7:0]							
0x10A0	SA0[7:0]	ASYM_DV_LUT_A_A0[7:0]							
0x10A1	SA1[7:0]	ASYM_DV_LUT_A_A1[7:0]							

Maxim Confidential
Release to Dfiwalker NDA
Company Confidential
Maxim Integrated Dedicated to China NDA
Maxim Integrated Provided to China Dedicated NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x10A2	SA2[7:0]	ASYM_DV_LUT_A_A2[7:0]							
0x10A3	SA3[7:0]	ASYM_DV_LUT_A_A3[7:0]							
0x10A4	SA4[7:0]	ASYM_DV_LUT_A_A4[7:0]							
0x10A5	SA5[7:0]	ASYM_DV_LUT_A_A5[7:0]							
0x10A6	SA6[7:0]	ASYM_DV_LUT_A_A6[7:0]							
0x10A7	SA7[7:0]	ASYM_DV_LUT_A_A7[7:0]							
0x10A8	SA8[7:0]	ASYM_DV_LUT_A_A8[7:0]							
0x10A9	SA9[7:0]	ASYM_DV_LUT_A_A9[7:0]							
0x10AA	SAA[7:0]	ASYM_DV_LUT_A_AA[7:0]							
0x10AB	SAB[7:0]	ASYM_DV_LUT_A_AB[7:0]							
0x10AD	SAD[7:0]	ASYM_DV_LUT_A_AD[7:0]							
0x10AE	SAE[7:0]	ASYM_DV_LUT_A_AE[7:0]							
0x10AF	SAF[7:0]	ASYM_DV_LUT_A_AF[7:0]							
0x10B0	SB0[7:0]	ASYM_DV_LUT_A_B0[7:0]							
0x10B1	SB1[7:0]	ASYM_DV_LUT_A_B1[7:0]							
0x10B2	SB2[7:0]	ASYM_DV_LUT_A_B2[7:0]							
0x10B3	SB3[7:0]	ASYM_DV_LUT_A_B3[7:0]							
0x10B4	SB4[7:0]	ASYM_DV_LUT_A_B4[7:0]							
0x10B5	SB5[7:0]	ASYM_DV_LUT_A_B5[7:0]							
0x10B6	SB6[7:0]	ASYM_DV_LUT_A_B6[7:0]							
0x10B7	SB7[7:0]	ASYM_DV_LUT_A_B7[7:0]							
0x10B8	SB8[7:0]	ASYM_DV_LUT_A_B8[7:0]							
0x10B9	SB9[7:0]	ASYM_DV_LUT_A_B9[7:0]							
0x10BA	SBA[7:0]	ASYM_DV_LUT_A_BA[7:0]							
0x10BB	SBB[7:0]	ASYM_DV_LUT_A_BB[7:0]							
0x10BC	SBC[7:0]	ASYM_DV_LUT_A_BC[7:0]							
0x10BD	SBD[7:0]	ASYM_DV_LUT_A_BD[7:0]							
0x10BE	SBE[7:0]	ASYM_DV_LUT_A_BE[7:0]							
0x10BF	SBF[7:0]	ASYM_DV_LUT_A_BF[7:0]							
0x10C0	SC0[7:0]	ASYM_DV_LUT_A_C0[7:0]							
0x10C1	SC1[7:0]	ASYM_DV_LUT_A_C1[7:0]							
0x10C2	SC2[7:0]	ASYM_DV_LUT_A_C2[7:0]							
0x10C3	SC3[7:0]	ASYM_DV_LUT_A_C3[7:0]							
0x10C4	SC4[7:0]	ASYM_DV_LUT_A_C4[7:0]							
0x10C5	SC5[7:0]	ASYM_DV_LUT_A_C5[7:0]							
0x10C6	SC6[7:0]	ASYM_DV_LUT_A_C6[7:0]							
0x10C7	SC7[7:0]	ASYM_DV_LUT_A_C7[7:0]							
0x10C8	SC8[7:0]	ASYM_DV_LUT_A_C8[7:0]							
0x10C9	SC9[7:0]	ASYM_DV_LUT_A_C9[7:0]							
0x10CA	SCA[7:0]	ASYM_DV_LUT_A_CA[7:0]							
0x10CB	SCB[7:0]	ASYM_DV_LUT_A_CB[7:0]							

Maxim Confidential
Release to Partner NDA
Company Confidential
Dedicated Version NDA
Maxim Integrated
Device to China

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x10CC	SCC[7:0]	ASYM_DV_LUT_A_CC[7:0]							
0x10CD	SCD[7:0]	ASYM_DV_LUT_A_CD[7:0]							
0x10CE	SCE[7:0]	ASYM_DV_LUT_A_CE[7:0]							
0x10CF	SCF[7:0]	ASYM_DV_LUT_A_CF[7:0]							
0x10D0	SD0[7:0]	ASYM_DV_LUT_A_D0[7:0]							
0x10D1	SD1[7:0]	ASYM_DV_LUT_A_D1[7:0]							
0x10D2	SD2[7:0]	ASYM_DV_LUT_A_D2[7:0]							
0x10D3	SD3[7:0]	ASYM_DV_LUT_A_D3[7:0]							
0x10D4	SD4[7:0]	ASYM_DV_LUT_A_D4[7:0]							
0x10D5	SD5[7:0]	ASYM_DV_LUT_A_D5[7:0]							
0x10D6	SD6[7:0]	ASYM_DV_LUT_A_D6[7:0]							
0x10D7	SD7[7:0]	ASYM_DV_LUT_A_D7[7:0]							
0x10D8	SD8[7:0]	ASYM_DV_LUT_A_D8[7:0]							
0x10D9	SD9[7:0]	ASYM_DV_LUT_A_D9[7:0]							
0x10DA	SDA[7:0]	ASYM_DV_LUT_A_DA[7:0]							
0x10DB	SDB[7:0]	ASYM_DV_LUT_A_DB[7:0]							
0x10DC	SDC[7:0]	ASYM_DV_LUT_A_DC[7:0]							
0x10DD	SDD[7:0]	ASYM_DV_LUT_A_DD[7:0]							
0x10DE	SDE[7:0]	ASYM_DV_LUT_A_DE[7:0]							
0x10DF	SDF[7:0]	ASYM_DV_LUT_A_DF[7:0]							
0x10E0	SE0[7:0]	ASYM_DV_LUT_A_E0[7:0]							
0x10E1	SE1[7:0]	ASYM_DV_LUT_A_E1[7:0]							
0x10E2	SE2[7:0]	ASYM_DV_LUT_A_E2[7:0]							
0x10E3	SE3[7:0]	ASYM_DV_LUT_A_E3[7:0]							
0x10E4	SE4[7:0]	ASYM_DV_LUT_A_E4[7:0]							
0x10E5	SE5[7:0]	ASYM_DV_LUT_A_E5[7:0]							
0x10E6	SE6[7:0]	ASYM_DV_LUT_A_E6[7:0]							
0x10E7	SE7[7:0]	ASYM_DV_LUT_A_E7[7:0]							
0x10E8	SE8[7:0]	ASYM_DV_LUT_A_E8[7:0]							
0x10E9	SE9[7:0]	ASYM_DV_LUT_A_E9[7:0]							
0x10EA	SEA[7:0]	ASYM_DV_LUT_A_EA[7:0]							
0x10EB	SEB[7:0]	ASYM_DV_LUT_A_EB[7:0]							
0x10EC	SEC[7:0]	ASYM_DV_LUT_A_EC[7:0]							
0x10ED	SED[7:0]	ASYM_DV_LUT_A_ED[7:0]							
0x10EE	SEE[7:0]	ASYM_DV_LUT_A_EE[7:0]							
0x10EF	SEF[7:0]	ASYM_DV_LUT_A_EF[7:0]							
0x10F0	SF0[7:0]	ASYM_DV_LUT_A_F0[7:0]							
0x10F1	SF1[7:0]	ASYM_DV_LUT_A_F1[7:0]							
0x10F2	SF2[7:0]	ASYM_DV_LUT_A_F2[7:0]							
0x10F3	SF3[7:0]	ASYM_DV_LUT_A_F3[7:0]							
0x10F4	SF4[7:0]	ASYM_DV_LUT_A_F4[7:0]							

Maxim Confidential
Release to DFN under NDA
Maxim Integrated Company Confidential
Do not Release to China Dedicated Division NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x10F5	SF5[7:0]	ASYM_DV_LUT_A_F5[7:0]							
0x10F6	SF6[7:0]	ASYM_DV_LUT_A_F6[7:0]							
0x10F7	SF7[7:0]	ASYM_DV_LUT_A_F7[7:0]							
0x10F8	SF8[7:0]	ASYM_DV_LUT_A_F8[7:0]							
0x10F9	SF9[7:0]	ASYM_DV_LUT_A_F9[7:0]							
0x10FA	SFA[7:0]	ASYM_DV_LUT_A_FA[7:0]							
0x10FB	SFB[7:0]	ASYM_DV_LUT_A_FB[7:0]							
0x10FC	SFC[7:0]	ASYM_DV_LUT_A_FC[7:0]							
0x10FD	SFD[7:0]	ASYM_DV_LUT_A_FD[7:0]							
0x10FE	SFE[7:0]	ASYM_DV_LUT_A_FE[7:0]							
0x10FF	SFF[7:0]	ASYM_DV_LUT_A_FF[7:0]							
0x1100	S100[7:0]	ASYM_DV_LUT_A_100[7:0]							
0x1101	S101[7:0]	ASYM_DV_LUT_A_101[7:0]							
0x1102	S102[7:0]	ASYM_DV_LUT_A_102[7:0]							
0x1103	S103[7:0]	ASYM_DV_LUT_A_103[7:0]							
0x1104	S104[7:0]	ASYM_DV_LUT_A_104[7:0]							
0x1105	S105[7:0]	ASYM_DV_LUT_A_105[7:0]							
0x1106	S106[7:0]	ASYM_DV_LUT_A_106[7:0]							
0x1107	S107[7:0]	ASYM_DV_LUT_A_107[7:0]							
0x1108	S108[7:0]	ASYM_DV_LUT_A_108[7:0]							
0x1109	S109[7:0]	ASYM_DV_LUT_A_109[7:0]							
0x110A	S10A[7:0]	ASYM_DV_LUT_A_10A[7:0]							
0x110B	S10B[7:0]	ASYM_DV_LUT_A_10B[7:0]							
0x110C	S10C[7:0]	ASYM_DV_LUT_A_10C[7:0]							
0x110D	S10D[7:0]	ASYM_DV_LUT_A_10D[7:0]							
RLMS A									
0x1403	RLMS3[7:0]	AdaptEn	–	–	–	–	–	–	–
0x1404	RLMS4[7:0]	EOM_CHK_AMOUNT[3:0]				EOM_CHK_THR[1:0]		EOM_PER_MODE	EOM_EN
0x1405	RLMS5[7:0]	EOM_MAN_TRG_REQ	EOM_MIN_THR[6:0]						
0x1406	RLMS6[7:0]	EOM_PV_MODE	EOM_RST_THR[6:0]						
0x1407	RLMS7[7:0]	EOM_DONE	EOM[6:0]						
0x1434	RLMS34[7:0]	EyeMonPerCntL[7:0]							
0x1435	RLMS35[7:0]	EyeMonPerCntH[7:0]							
0x1437	RLMS37[7:0]	–	–	–	EyeMonDone	EyeMonCntClr	EyeMonStart	EyeMonPh	EyeMonDPol
0x1438	RLMS38[7:0]	EyeMonErrCntL[7:0]							
0x1439	RLMS39[7:0]	EyeMonErrCntH[7:0]							

Maxim Confidential
Release to DH under NDA
Company Dedicated to China
Maxim Integrated Provided under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x143A	RLMS3A[7:0]	EyeMonValCntL[7:0]							
0x143B	RLMS3B[7:0]	EyeMonValCntH[7:0]							
0x143D	RLMS3D[7:0]	ErrChPh[6:0]							ErrChPhTogEn
0x143E	RLMS3E[7:0]	ErrChPhSecTA	ErrChPhSec[6:0]						
0x143F	RLMS3F[7:0]	ErrChPhPriTA	ErrChPhPri[6:0]						
0x1449	RLMS49[7:0]	–	–	–	–	–	ErrChPwrUp	–	–
0x1458	RLMS58[7:0]	–	ErrChVTh1[6:0]						
0x1459	RLMS59[7:0]	–	ErrChVTh0[6:0]						
0x1464	RLMS64[7:0]	–	–	–	–	–	–	TxSSCMode[1:0]	
0x1470	RLMS70[7:0]	–	TxSSCFrqCtrl[6:0]						
0x1471	RLMS71[7:0]	–	TxSSCCenSprSt[5:0]						TxSSCEn
0x1472	RLMS72[7:0]	TxSSCPreSclL[7:0]							
0x1473	RLMS73[7:0]	–	–	–	–	–	TxSSCPreSclH[2:0]		
0x1474	RLMS74[7:0]	TxSSCPhL[7:0]							
0x1475	RLMS75[7:0]	–	TxSSCPhH[6:0]						
0x1476	RLMS76[7:0]	–	–	–	–	–	–	TxSSCPhQuad[1:0]	
0x1495	RLMS95[7:0]	TxAmplManEn	–	TxAmplMan[5:0]					
0x14A4	RLMSA4[7:0]	AEQ_PER_MULT[1:0]	AEQ_PER[5:0]						
0x14AC	RLMSAC[7:0]	ErrChPhSecTAFR3G	ErrChPhSecFR3G[6:0]						
0x14AD	RLMSAD[7:0]	ErrChPhPriTAFR3G	ErrChPhPriFR3G[6:0]						
0x14AE	RLMSAE[7:0]	ErrChPhSecTAFR1G5	ErrChPhSecFR1G5[6:0]						
0x14AF	RLMSAF[7:0]	ErrChPhPriTAFR1G5	ErrChPhPriFR1G5[6:0]						
0x14B0	RLMSB0[7:0]	ErrChPhSecTASR1G5	ErrChPhSecSR1G5[6:0]						
0x14B1	RLMSB1[7:0]	ErrChPhPriTASR1G5	ErrChPhPriSR1G5[6:0]						
0x14B2	RLMSB2[7:0]	ErrChPhSecTASRG75	ErrChPhSecSRG75[6:0]						

Maxim Confidential
Release Controlled DFM under NDA
Maxim Integrated Proprietary
Provided to Chip Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x14B3	RLMSB3[7:0]	ErrChPhPriTASRG75	ErrChPhPriSRG75[6:0]						
0x14B4	RLMSB4[7:0]	ErrChPhSecTASRG375	ErrChPhSecSRG375[6:0]						
0x14B5	RLMSB5[7:0]	ErrChPhPriTASRG375	ErrChPhPriSRG375[6:0]						
0x14B6	RLMSB6[7:0]	ErrChPhSecTASRG1875	ErrChPhSecSRG1875[6:0]						
0x14B7	RLMSB7[7:0]	ErrChPhPriTASRG1875	ErrChPhPriSRG1875[6:0]						
RLMS B									
0x1503	RLMS3[7:0]	AdaptEn	–	–	–	–	–	–	–
0x1504	RLMS4[7:0]	EOM_CHK_AMOUNT[3:0]				EOM_CHK_THR[1:0]		EOM_PER_MODE	EOM_EN
0x1505	RLMS5[7:0]	EOM_MAN_TRG_REQ	EOM_MIN_THR[6:0]						
0x1506	RLMS6[7:0]	EOM_PV_MODE	EOM_RST_THR[6:0]						
0x1507	RLMS7[7:0]	EOM_DONE	EOM[6:0]						
0x1534	RLMS34[7:0]	EyeMonPerCntL[7:0]							
0x1535	RLMS35[7:0]	EyeMonPerCntH[7:0]							
0x1537	RLMS37[7:0]	–	–	–	EyeMonDone	EyeMonCntClr	EyeMonStart	EyeMonPh	EyeMonDPol
0x1538	RLMS38[7:0]	EyeMonErrCntL[7:0]							
0x1539	RLMS39[7:0]	EyeMonErrCntH[7:0]							
0x153A	RLMS3A[7:0]	EyeMonValCntL[7:0]							
0x153B	RLMS3B[7:0]	EyeMonValCntH[7:0]							
0x153D	RLMS3D[7:0]	ErrChPh[6:0]							ErrChPhTogEn
0x153E	RLMS3E[7:0]	ErrChPhSecTA	ErrChPhSec[6:0]						
0x153F	RLMS3F[7:0]	ErrChPhPriTA	ErrChPhPri[6:0]						
0x1549	RLMS49[7:0]	–	–	–	–	–	ErrChPwrUp	–	–
0x1558	RLMS58[7:0]	–	ErrChVTh1[6:0]						
0x1559	RLMS59[7:0]	–	ErrChVTh0[6:0]						
0x1564	RLMS64[7:0]	–	–	–	–	–	–	TxSSCMode[1:0]	
0x1570	RLMS70[7:0]	–	TxSSCFrqCtrl[6:0]						

Maxim Confidential
Release to DFM Under NDA
Maxim Confidential
Provided to China Dedicated FAE Under NDA
Company Confidential

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x1571	RLMS71[7:0]	–	TxSSCCenSprSt[5:0]						TxSSCEn
0x1572	RLMS72[7:0]	TxSSCPreSclL[7:0]							
0x1573	RLMS73[7:0]	–	–	–	–	–	TxSSCPreSclH[2:0]		
0x1574	RLMS74[7:0]	TxSSCPhL[7:0]							
0x1575	RLMS75[7:0]	–	TxSSCPhH[6:0]						
0x1576	RLMS76[7:0]	–	–	–	–	–	–	TxSSCPhQuad[1:0]	
0x1595	RLMS95[7:0]	TxAmplManEn	–	TxAmplMan[5:0]					
0x15A4	RLMSA4[7:0]	AEQ_PER_MULT[1:0]	AEQ_PER[5:0]						
0x15AC	RLMSAC[7:0]	ErrChPhSecTAFR3G	ErrChPhSecFR3G[6:0]						
0x15AD	RLMSAD[7:0]	ErrChPhPriTAFR3G	ErrChPhPriFR3G[6:0]						
0x15AE	RLMSAE[7:0]	ErrChPhSecTAFR1G5	ErrChPhSecFR1G5[6:0]						
0x15AF	RLMSAF[7:0]	ErrChPhPriTAFR1G5	ErrChPhPriFR1G5[6:0]						
0x15B0	RLMSB0[7:0]	ErrChPhSecTASR1G5	ErrChPhSecSR1G5[6:0]						
0x15B1	RLMSB1[7:0]	ErrChPhPriTASR1G5	ErrChPhPriSR1G5[6:0]						
0x15B2	RLMSB2[7:0]	ErrChPhSecTASRG75	ErrChPhSecSRG75[6:0]						
0x15B3	RLMSB3[7:0]	ErrChPhPriTASRG75	ErrChPhPriSRG75[6:0]						
0x15B4	RLMSB4[7:0]	ErrChPhSecTASRG375	ErrChPhSecSRG375[6:0]						
0x15B5	RLMSB5[7:0]	ErrChPhPriTASRG375	ErrChPhPriSRG375[6:0]						
0x15B6	RLMSB6[7:0]	ErrChPhSecTASRG1875	ErrChPhSecSRG1875[6:0]						
0x15B7	RLMSB7[7:0]	ErrChPhPriTASRG1875	ErrChPhPriSRG1875[6:0]						
HDCP_TX HX									
0x1676	HDCP_DES0[7:0]	AH_DES_REG_OFFSET_L[7:0]							

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Proprietary
Provided to Chiri Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x1677	HDCP_DES1[7:0]	AH_DES_REG_OFFSET_H[7:0]							
0x1678	HDCP_AS0[7:0]	ASEED_0[7:0]							
0x1679	HDCP_AS1[7:0]	ASEED_1[7:0]							
0x167A	HDCP_AS2[7:0]	ASEED_2[7:0]							
0x167B	HDCP_AS3[7:0]	ASEED_3[7:0]							
0x167C	HDCP_AS4[7:0]	ASEED_4[7:0]							
0x1680	HDCP_TX0[7:0]	GMSL_BKSV_0[7:0]							
0x1681	HDCP_TX1[7:0]	GMSL_BKSV_1[7:0]							
0x1682	HDCP_TX2[7:0]	GMSL_BKSV_2[7:0]							
0x1683	HDCP_TX3[7:0]	GMSL_BKSV_3[7:0]							
0x1684	HDCP_TX4[7:0]	GMSL_BKSV_4[7:0]							
0x1685	HDCP_TX5[7:0]	RIP_0[7:0]							
0x1686	HDCP_TX6[7:0]	RIP_1[7:0]							
0x1687	HDCP_TX7[7:0]	PJP[7:0]							
0x1688	HDCP_TX8[7:0]	AN_0[7:0]							
0x1689	HDCP_TX9[7:0]	AN_1[7:0]							
0x168A	HDCP_TXA[7:0]	AN_2[7:0]							
0x168B	HDCP_TXB[7:0]	AN_3[7:0]							
0x168C	HDCP_TXC[7:0]	AN_4[7:0]							
0x168D	HDCP_TXD[7:0]	AN_5[7:0]							
0x168E	HDCP_TXE[7:0]	AN_6[7:0]							
0x168F	HDCP_TXF[7:0]	AN_7[7:0]							
0x1690	HDCP_TX10[7:0]	AKSV_0[7:0]							
0x1691	HDCP_TX11[7:0]	AKSV_1[7:0]							
0x1692	HDCP_TX12[7:0]	AKSV_2[7:0]							
0x1693	HDCP_TX13[7:0]	AKSV_3[7:0]							
0x1694	HDCP_TX14[7:0]	AKSV_4[7:0]							
0x1695	HDCP_TX15[7:0]	–	EN_INT_COMP	–	–	HDCP_RESET	START_AUTH	VSYNC_DET	ENC_EN
0x1696	HDCP_TX16[7:0]	–	–	–	PJF_MATCH	V_MATCHED	PJ_MATCHED	RI_MATCHED	INVALID_BKSV
0x1697	HDCP_TX17[7:0]	HDCP_BCAPS[6:0]							HDCP_REPEATER
0x1699	HDCP_TX19[7:0]	–	–	–	–	–	–	–	DIS_AUDIO_ENC
0x169A	HDCP_TX1A[7:0]	PJFP_0[7:0]							
0x169B	HDCP_TX1B[7:0]	PJFP_1[7:0]							
0x169C	HDCP_TX1C[7:0]	PJFP_2[7:0]							
0x16A0	HDCP_TX20[7:0]	VH0_0[7:0]							
0x16A1	HDCP_TX21[7:0]	VH0_1[7:0]							
0x16A2	HDCP_TX22[7:0]	VH0_2[7:0]							

Maxim Confidential
Release to DFM Provider NDA
Maxim Release to China Dedicated FAE Company Only
Provided to DFM Provider NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x16A3	HDCP_TX23[7:0]	VH0_3[7:0]							
0x16A4	HDCP_TX24[7:0]	VH1_0[7:0]							
0x16A5	HDCP_TX25[7:0]	VH1_1[7:0]							
0x16A6	HDCP_TX26[7:0]	VH1_2[7:0]							
0x16A7	HDCP_TX27[7:0]	VH1_3[7:0]							
0x16A8	HDCP_TX28[7:0]	VH2_0[7:0]							
0x16A9	HDCP_TX29[7:0]	VH2_1[7:0]							
0x16AA	HDCP_TX2A[7:0]	VH2_2[7:0]							
0x16AB	HDCP_TX2B[7:0]	VH2_3[7:0]							
0x16AC	HDCP_TX2C[7:0]	VH3_0[7:0]							
0x16AD	HDCP_TX2D[7:0]	VH3_1[7:0]							
0x16AE	HDCP_TX2E[7:0]	VH3_2[7:0]							
0x16AF	HDCP_TX2F[7:0]	VH3_3[7:0]							
0x16B0	HDCP_TX30[7:0]	VH4_0[7:0]							
0x16B1	HDCP_TX31[7:0]	VH4_1[7:0]							
0x16B2	HDCP_TX32[7:0]	VH4_2[7:0]							
0x16B3	HDCP_TX33[7:0]	VH4_3[7:0]							
0x16B4	HDCP_TX34[7:0]	HDCP_MAX_DEV_EXCEEDED	HDCP_DEV_CNT[6:0]						
0x16B5	HDCP_TX35[7:0]	–	–	–	–	HDCP_MAX_CASCADE_EXCEEDED	HDCP_DEPTH[2:0]		
0x16B6	HDCP_TX36[7:0]	HDCP_GPMEM[7:0]							
0x16B7	HDCP_TX37[7:0]	HDCP_PD	FAST_PJ_EN	FORCE_VIDEO	FORCE_AUDIO	AH_MASK_ENCOFF	AH_MASK_NEWDEV	AH_MASK_KSVRDY	AH_MASK_FAIL
0x16B8	HDCP_TX38[7:0]	–	–	–	–	–	AH_RD_KSVL	AH_DISENC	AH_MODE
0x16B9	HDCP_TX39[7:0]	AH_DES_ADDR[6:0]							–
0x16BA	HDCP_TX3A[7:0]	KSV_LIST_0[7:0]							
0x16BB	HDCP_TX3B[7:0]	KSV_LIST_1[7:0]							
0x16BC	HDCP_TX3C[7:0]	KSV_LIST_2[7:0]							
0x16BD	HDCP_TX3D[7:0]	KSV_LIST_3[7:0]							
0x16BE	HDCP_TX3E[7:0]	KSV_LIST_4[7:0]							
0x16BF	HDCP_TX3F[7:0]	KSV_LIST_5[7:0]							
0x16C0	HDCP_TX40[7:0]	KSV_LIST_6[7:0]							
0x16C1	HDCP_TX41[7:0]	KSV_LIST_7[7:0]							
0x16C2	HDCP_TX42[7:0]	KSV_LIST_8[7:0]							
0x16C3	HDCP_TX43[7:0]	KSV_LIST_9[7:0]							
0x16C4	HDCP_TX44[7:0]	KSV_LIST_10[7:0]							

Maxim Confidential
Maxim Release to DEMO Under NDA
Company Only
Dedicated FAE Under NDA
Maxim China
Provided

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x16C5	HDCP_TX45[7:0]	KSV_LIST_11[7:0]							
0x16C6	HDCP_TX46[7:0]	KSV_LIST_12[7:0]							
0x16C7	HDCP_TX47[7:0]	KSV_LIST_13[7:0]							
0x16C8	HDCP_TX48[7:0]	KSV_LIST_14[7:0]							
0x16C9	HDCP_TX49[7:0]	KSV_LIST_15[7:0]							
0x16CA	HDCP_TX4A[7:0]	KSV_LIST_16[7:0]							
0x16CB	HDCP_TX4B[7:0]	KSV_LIST_17[7:0]							
0x16CC	HDCP_TX4C[7:0]	KSV_LIST_18[7:0]							
0x16CD	HDCP_TX4D[7:0]	KSV_LIST_19[7:0]							
0x16CE	HDCP_TX4E[7:0]	KSV_LIST_20[7:0]							
0x16CF	HDCP_TX4F[7:0]	KSV_LIST_21[7:0]							
0x16D0	HDCP_TX50[7:0]	KSV_LIST_22[7:0]							
0x16D1	HDCP_TX51[7:0]	KSV_LIST_23[7:0]							
0x16D2	HDCP_TX52[7:0]	KSV_LIST_24[7:0]							
0x16D3	HDCP_TX53[7:0]	KSV_LIST_25[7:0]							
0x16D4	HDCP_TX54[7:0]	KSV_LIST_26[7:0]							
0x16D5	HDCP_TX55[7:0]	KSV_LIST_27[7:0]							
0x16D6	HDCP_TX56[7:0]	KSV_LIST_28[7:0]							
0x16D7	HDCP_TX57[7:0]	KSV_LIST_29[7:0]							
0x16D8	HDCP_TX58[7:0]	KSV_LIST_30[7:0]							
0x16D9	HDCP_TX59[7:0]	KSV_LIST_31[7:0]							
0x16DA	HDCP_TX5A[7:0]	KSV_LIST_32[7:0]							
0x16DB	HDCP_TX5B[7:0]	KSV_LIST_33[7:0]							
0x16DC	HDCP_TX5C[7:0]	KSV_LIST_34[7:0]							
0x16DD	HDCP_TX5D[7:0]	KSV_LIST_35[7:0]							
0x16DE	HDCP_TX5E[7:0]	KSV_LIST_36[7:0]							
0x16DF	HDCP_TX5F[7:0]	KSV_LIST_37[7:0]							
0x16E0	HDCP_TX60[7:0]	KSV_LIST_38[7:0]							
0x16E1	HDCP_TX61[7:0]	KSV_LIST_39[7:0]							
0x16E2	HDCP_TX62[7:0]	KSV_LIST_40[7:0]							
0x16E3	HDCP_TX63[7:0]	KSV_LIST_41[7:0]							
0x16E4	HDCP_TX64[7:0]	KSV_LIST_42[7:0]							
0x16E5	HDCP_TX65[7:0]	KSV_LIST_43[7:0]							
0x16E6	HDCP_TX66[7:0]	KSV_LIST_44[7:0]							
0x16E7	HDCP_TX67[7:0]	KSV_LIST_45[7:0]							
0x16E8	HDCP_TX68[7:0]	KSV_LIST_46[7:0]							
0x16E9	HDCP_TX69[7:0]	KSV_LIST_47[7:0]							
0x16EA	HDCP_TX6A[7:0]	KSV_LIST_48[7:0]							
0x16EB	HDCP_TX6B[7:0]	KSV_LIST_49[7:0]							
0x16EC	HDCP_TX6C[7:0]	KSV_LIST_50[7:0]							
0x16ED	HDCP_TX6D[7:0]	KSV_LIST_51[7:0]							

Maxim Confidential
Release to DFM under NDA
Maxim Integrated Company Confidential
Document is for China Dedicated FAE Only Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x16EE	HDCP_TX6E[7:0]	KSV_LIST_52[7:0]							
0x16EF	HDCP_TX6F[7:0]	KSV_LIST_53[7:0]							
0x16F0	HDCP_TX70[7:0]	KSV_LIST_54[7:0]							
0x16F1	HDCP_TX71[7:0]	KSV_LIST_55[7:0]							
0x16F2	HDCP_TX72[7:0]	KSV_LIST_56[7:0]							
0x16F3	HDCP_TX73[7:0]	KSV_LIST_57[7:0]							
0x16F4	HDCP_TX74[7:0]	KSV_LIST_58[7:0]							
0x16F5	HDCP_TX75[7:0]	KSV_LIST_59[7:0]							
0x16F6	HDCP_TX76[7:0]	KSV_LIST_60[7:0]							
0x16F7	HDCP_TX77[7:0]	KSV_LIST_61[7:0]							
0x16F8	HDCP_TX78[7:0]	KSV_LIST_62[7:0]							
0x16F9	HDCP_TX79[7:0]	KSV_LIST_63[7:0]							
0x16FA	HDCP_TX7A[7:0]	KSV_LIST_64[7:0]							
0x16FB	HDCP_TX7B[7:0]	KSV_LIST_65[7:0]							
0x16FC	HDCP_TX7C[7:0]	KSV_LIST_66[7:0]							
0x16FD	HDCP_TX7D[7:0]	KSV_LIST_67[7:0]							
0x16FE	HDCP_TX7E[7:0]	KSV_LIST_68[7:0]							
0x16FF	HDCP_TX7F[7:0]	KSV_LIST_69[7:0]							
HDCP_TX HY									
0x1776	HDCP_DES0[7:0]	AH_DES_REG_OFFSET_L[7:0]							
0x1777	HDCP_DES1[7:0]	AH_DES_REG_OFFSET_H[7:0]							
0x1778	HDCP_AS0[7:0]	ASEED_0[7:0]							
0x1779	HDCP_AS1[7:0]	ASEED_1[7:0]							
0x177A	HDCP_AS2[7:0]	ASEED_2[7:0]							
0x177B	HDCP_AS3[7:0]	ASEED_3[7:0]							
0x177C	HDCP_AS4[7:0]	ASEED_4[7:0]							
0x1780	HDCP_TX0[7:0]	GMSL_BKSV_0[7:0]							
0x1781	HDCP_TX1[7:0]	GMSL_BKSV_1[7:0]							
0x1782	HDCP_TX2[7:0]	GMSL_BKSV_2[7:0]							
0x1783	HDCP_TX3[7:0]	GMSL_BKSV_3[7:0]							
0x1784	HDCP_TX4[7:0]	GMSL_BKSV_4[7:0]							
0x1785	HDCP_TX5[7:0]	RIP_0[7:0]							
0x1786	HDCP_TX6[7:0]	RIP_1[7:0]							
0x1787	HDCP_TX7[7:0]	PJP[7:0]							
0x1788	HDCP_TX8[7:0]	AN_0[7:0]							
0x1789	HDCP_TX9[7:0]	AN_1[7:0]							
0x178A	HDCP_TXA[7:0]	AN_2[7:0]							
0x178B	HDCP_TXB[7:0]	AN_3[7:0]							
0x178C	HDCP_TXC[7:0]	AN_4[7:0]							
0x178D	HDCP_TXD[7:0]	AN_5[7:0]							
0x178E	HDCP_TXE[7:0]	AN_6[7:0]							

Maxim Confidential
Release to DEMO under NDA
Maxim Integrated Company Confidential
Provided by China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x178F	HDCP_TXF[7:0]	AN_7[7:0]							
0x1790	HDCP_TX10[7:0]	AKSV_0[7:0]							
0x1791	HDCP_TX11[7:0]	AKSV_1[7:0]							
0x1792	HDCP_TX12[7:0]	AKSV_2[7:0]							
0x1793	HDCP_TX13[7:0]	AKSV_3[7:0]							
0x1794	HDCP_TX14[7:0]	AKSV_4[7:0]							
0x1795	HDCP_TX15[7:0]	–	EN_INT_COMP	–	–	HDCP_RESET	START_AUTH	VSYNC_DET	ENC_EN
0x1796	HDCP_TX16[7:0]	–	–	–	PJF_MATCH	V_MATCHED	PJ_MATCHED	RI_MATCHED	INVALID_BKSV
0x1797	HDCP_TX17[7:0]	HDCP_BCAPS[6:0]							HDCP_REPEATER
0x1799	HDCP_TX19[7:0]	–	–	–	–	–	–	–	DIS_AUDIO_ENC
0x179A	HDCP_TX1A[7:0]	PJFP_0[7:0]							
0x179B	HDCP_TX1B[7:0]	PJFP_1[7:0]							
0x179C	HDCP_TX1C[7:0]	PJFP_2[7:0]							
0x17A0	HDCP_TX20[7:0]	VH0_0[7:0]							
0x17A1	HDCP_TX21[7:0]	VH0_1[7:0]							
0x17A2	HDCP_TX22[7:0]	VH0_2[7:0]							
0x17A3	HDCP_TX23[7:0]	VH0_3[7:0]							
0x17A4	HDCP_TX24[7:0]	VH1_0[7:0]							
0x17A5	HDCP_TX25[7:0]	VH1_1[7:0]							
0x17A6	HDCP_TX26[7:0]	VH1_2[7:0]							
0x17A7	HDCP_TX27[7:0]	VH1_3[7:0]							
0x17A8	HDCP_TX28[7:0]	VH2_0[7:0]							
0x17A9	HDCP_TX29[7:0]	VH2_1[7:0]							
0x17AA	HDCP_TX2A[7:0]	VH2_2[7:0]							
0x17AB	HDCP_TX2B[7:0]	VH2_3[7:0]							
0x17AC	HDCP_TX2C[7:0]	VH3_0[7:0]							
0x17AD	HDCP_TX2D[7:0]	VH3_1[7:0]							
0x17AE	HDCP_TX2E[7:0]	VH3_2[7:0]							
0x17AF	HDCP_TX2F[7:0]	VH3_3[7:0]							
0x17B0	HDCP_TX30[7:0]	VH4_0[7:0]							
0x17B1	HDCP_TX31[7:0]	VH4_1[7:0]							
0x17B2	HDCP_TX32[7:0]	VH4_2[7:0]							
0x17B3	HDCP_TX33[7:0]	VH4_3[7:0]							
0x17B4	HDCP_TX34[7:0]	HDCP_MAX_DEV_EXCEEDED	HDCP_DEV_CNT[6:0]						

Maxim Confidential
Provided to China Dedicated FAE Under NDA
Maxim Confidential
Release to DEMO under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x17B5	HDCP_TX35[7:0]	–	–	–	–	HDCP_MAX_CASCADE_EXCEEDED	HDCP_DEPTH[2:0]		
0x17B6	HDCP_TX36[7:0]	HDCP_GPMEM[7:0]							
0x17B7	HDCP_TX37[7:0]	HDCP_PD	FAST_PJ_EN	FORCE_VIDEO	FORCE_AUDIO	AH_MASK_ENCOFF	AH_MASK_NEWDEV	AH_MASK_KSVRDY	AH_MASK_FAIL
0x17B8	HDCP_TX38[7:0]	–	–	–	–	–	AH_RD_KSVL	AH_DISENC	AH_MODE
0x17B9	HDCP_TX39[7:0]	AH_DES_ADDR[6:0]							–
0x17BA	HDCP_TX3A[7:0]	KSV_LIST_0[7:0]							
0x17BB	HDCP_TX3B[7:0]	KSV_LIST_1[7:0]							
0x17BC	HDCP_TX3C[7:0]	KSV_LIST_2[7:0]							
0x17BD	HDCP_TX3D[7:0]	KSV_LIST_3[7:0]							
0x17BE	HDCP_TX3E[7:0]	KSV_LIST_4[7:0]							
0x17BF	HDCP_TX3F[7:0]	KSV_LIST_5[7:0]							
0x17C0	HDCP_TX40[7:0]	KSV_LIST_6[7:0]							
0x17C1	HDCP_TX41[7:0]	KSV_LIST_7[7:0]							
0x17C2	HDCP_TX42[7:0]	KSV_LIST_8[7:0]							
0x17C3	HDCP_TX43[7:0]	KSV_LIST_9[7:0]							
0x17C4	HDCP_TX44[7:0]	KSV_LIST_10[7:0]							
0x17C5	HDCP_TX45[7:0]	KSV_LIST_11[7:0]							
0x17C6	HDCP_TX46[7:0]	KSV_LIST_12[7:0]							
0x17C7	HDCP_TX47[7:0]	KSV_LIST_13[7:0]							
0x17C8	HDCP_TX48[7:0]	KSV_LIST_14[7:0]							
0x17C9	HDCP_TX49[7:0]	KSV_LIST_15[7:0]							
0x17CA	HDCP_TX4A[7:0]	KSV_LIST_16[7:0]							
0x17CB	HDCP_TX4B[7:0]	KSV_LIST_17[7:0]							
0x17CC	HDCP_TX4C[7:0]	KSV_LIST_18[7:0]							
0x17CD	HDCP_TX4D[7:0]	KSV_LIST_19[7:0]							
0x17CE	HDCP_TX4E[7:0]	KSV_LIST_20[7:0]							
0x17CF	HDCP_TX4F[7:0]	KSV_LIST_21[7:0]							
0x17D0	HDCP_TX50[7:0]	KSV_LIST_22[7:0]							
0x17D1	HDCP_TX51[7:0]	KSV_LIST_23[7:0]							
0x17D2	HDCP_TX52[7:0]	KSV_LIST_24[7:0]							
0x17D3	HDCP_TX53[7:0]	KSV_LIST_25[7:0]							
0x17D4	HDCP_TX54[7:0]	KSV_LIST_26[7:0]							
0x17D5	HDCP_TX55[7:0]	KSV_LIST_27[7:0]							
0x17D6	HDCP_TX56[7:0]	KSV_LIST_28[7:0]							
0x17D7	HDCP_TX57[7:0]	KSV_LIST_29[7:0]							
0x17D8	HDCP_TX58[7:0]	KSV_LIST_30[7:0]							

Maxim Confidential
Release to DFM under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
0x17D9	HDCP_TX59[7:0]	KSV_LIST_31[7:0]							
0x17DA	HDCP_TX5A[7:0]	KSV_LIST_32[7:0]							
0x17DB	HDCP_TX5B[7:0]	KSV_LIST_33[7:0]							
0x17DC	HDCP_TX5C[7:0]	KSV_LIST_34[7:0]							
0x17DD	HDCP_TX5D[7:0]	KSV_LIST_35[7:0]							
0x17DE	HDCP_TX5E[7:0]	KSV_LIST_36[7:0]							
0x17DF	HDCP_TX5F[7:0]	KSV_LIST_37[7:0]							
0x17E0	HDCP_TX60[7:0]	KSV_LIST_38[7:0]							
0x17E1	HDCP_TX61[7:0]	KSV_LIST_39[7:0]							
0x17E2	HDCP_TX62[7:0]	KSV_LIST_40[7:0]							
0x17E3	HDCP_TX63[7:0]	KSV_LIST_41[7:0]							
0x17E4	HDCP_TX64[7:0]	KSV_LIST_42[7:0]							
0x17E5	HDCP_TX65[7:0]	KSV_LIST_43[7:0]							
0x17E6	HDCP_TX66[7:0]	KSV_LIST_44[7:0]							
0x17E7	HDCP_TX67[7:0]	KSV_LIST_45[7:0]							
0x17E8	HDCP_TX68[7:0]	KSV_LIST_46[7:0]							
0x17E9	HDCP_TX69[7:0]	KSV_LIST_47[7:0]							
0x17EA	HDCP_TX6A[7:0]	KSV_LIST_48[7:0]							
0x17EB	HDCP_TX6B[7:0]	KSV_LIST_49[7:0]							
0x17EC	HDCP_TX6C[7:0]	KSV_LIST_50[7:0]							
0x17ED	HDCP_TX6D[7:0]	KSV_LIST_51[7:0]							
0x17EE	HDCP_TX6E[7:0]	KSV_LIST_52[7:0]							
0x17EF	HDCP_TX6F[7:0]	KSV_LIST_53[7:0]							
0x17F0	HDCP_TX70[7:0]	KSV_LIST_54[7:0]							
0x17F1	HDCP_TX71[7:0]	KSV_LIST_55[7:0]							
0x17F2	HDCP_TX72[7:0]	KSV_LIST_56[7:0]							
0x17F3	HDCP_TX73[7:0]	KSV_LIST_57[7:0]							
0x17F4	HDCP_TX74[7:0]	KSV_LIST_58[7:0]							
0x17F5	HDCP_TX75[7:0]	KSV_LIST_59[7:0]							
0x17F6	HDCP_TX76[7:0]	KSV_LIST_60[7:0]							
0x17F7	HDCP_TX77[7:0]	KSV_LIST_61[7:0]							
0x17F8	HDCP_TX78[7:0]	KSV_LIST_62[7:0]							
0x17F9	HDCP_TX79[7:0]	KSV_LIST_63[7:0]							
0x17FA	HDCP_TX7A[7:0]	KSV_LIST_64[7:0]							
0x17FB	HDCP_TX7B[7:0]	KSV_LIST_65[7:0]							
0x17FC	HDCP_TX7C[7:0]	KSV_LIST_66[7:0]							
0x17FD	HDCP_TX7D[7:0]	KSV_LIST_67[7:0]							
0x17FE	HDCP_TX7E[7:0]	KSV_LIST_68[7:0]							
0x17FF	HDCP_TX7F[7:0]	KSV_LIST_69[7:0]							

Maxim Confidential
Release to DFM under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ADDRESS	NAME	MSB							LSB
DPLL AUD_SSPLL									
0x1B03	DPLL_3[7:0]	–	–	–	–	config_force_enable_ss	config_spread_bit_ratio[2:0]		
DPLL AUD_SSPLL_B									
0x1C03	DPLL_3[7:0]	–	–	–	–	config_force_enable_ss	config_spread_bit_ratio[2:0]		

Register Details

REG0 (0x0)

BIT	7	6	5	4	3	2	1	0
Field	DEV_ADDR[6:0]							CFG_BLOCK
Reset	0b1000000							0b0
Access Type	Write, Read							Write, Read
	-							-

BITFIELD	BITS	DESCRIPTION	DECODE
DEV_ADDR	7:1	Device I2C Address	0b0000000: I2C write/read address is 0x00/0x01 0b0000001: I2C write/read address is 0x02/0x03 ... ... 0b1000000: I2C write/read address is 0x80/0x81 0b1000010: I2C write/read address is 0x84/0x85 0b1000100: I2C write/read address is 0x88/0x89 0b1100000: I2C write/read address is 0xC0/0xC1 0b1100010: I2C write/read address is 0xC4/0xC5 0b1100100: I2C write/read address is 0xC8/0xC9 0b0100000: I2C write/read address is 0x40/0x41 0b0100010: I2C write/read address is 0x44/0x45 ... ... 0b1111111: I2C write/read address is 0xFE/0xFF
CFG_BLOCK	0	Configuration Block When set, all registers become non-writable (read-only). This bit can be used to freeze the chip configuration.	0b0: Not Blocked 0b1: Blocked

REG1 (0x1)

BIT	7	6	5	4	3	2	1	0
Field	IIC_2_EN	IIC_1_EN	DIS_LOCAL_CC	DIS_REM_CC	TX_RATE[1:0]		–	–
Reset	0b0	0b0	0b0	0b0	0b10		–	–
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read		–	–
	-	-	-	-	-		–	–

Maxim Confidential Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
IIC_2_EN	7	Enables pass-through I2C Channel 2 (SDA2/ RX2, SCL2/TX2)	0b0: I2C pass-through Channel 2 disabled 0b1: I2C pass-through Channel 2 enabled
IIC_1_EN	6	Enables pass-through I2C Channel 1 (SDA1/ RX1, SCL1/TX1)	0b0: I2C pass-through Channel 1 disabled 0b1: I2C pass-through Channel 1 enabled
DIS_LOCAL_CC	5	Disables control-channel connection to RX/ SDA and TX/SCL pins	0b0: RX/SDA and TX/XCL connected to control channel 0b1: RX/SDA and TX/SCL disconnected from control channel
DIS_REM_CC	4	Disables remote control-channel link over GMSL2 connection	0b0: Remote control-channel enabled 0b1: Remote control-channel disabled
TX_RATE	3:2	Transmitter (Forward Channel) Bit Rate When changed, becomes active after next link reset. Default value is set by the CFG pin at power-up.	0b00: Reserved 0b01: 3Gbps 0b10: 6Gbps 0b11: Reserved

REG2 (0x2)

BIT	7	6	5	4	3	2	1	0
Field	VID_TX_EN_U	VID_TX_EN_Z	VID_TX_EN_Y	VID_TX_EN_X	AUD_TX_EN_Y	AUD_TX_EN_X	–	–
Reset	0b0	0b1	0b0	0b1	0b0	0b0	–	–
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	–	–
	-	-	-	-	-	-	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
VID_TX_EN_U	7	Enables Video Transmit for Port U	0b0: Video transmit Channel U disabled 0b1: Video transmit Channel U enabled
VID_TX_EN_Z	6	Enables Video Transmit for Port Z	0b0: Video transmit Channel Z disabled 0b1: Video transmit Channel Z enabled
VID_TX_EN_Y	5	Enables Video Transmit for Port Y	0b0: Video transmit Channel Y disabled 0b1: Video transmit Channel Y enabled
VID_TX_EN_X	4	Enables Video Transmit for Port X	0b0: Video transmit Channel X disabled 0b1: Video transmit Channel X enabled
AUD_TX_EN_Y	3	Enables Audio Transmit for Port Y	0b0: Audio transmit Channel Y disabled 0b1: Audio transmit Channel Y enabled
AUD_TX_EN_X	2	Enables Audio Transmit for Port X	0b0: Audio transmit Channel X disabled 0b1: Audio transmit Channel X enabled

Maxim Confidential
Released for DFMG Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

REG3 (0x3)

BIT	7	6	5	4	3	2	1	0
Field	–	AUD_RX_B_SRC	UART_2_EN	UART_1_EN	AUD_RX_A_SRC	–	RCLKSEL[1:0]	
Reset	–	0b1	0b0	0b0	0b0	–	0b00	
Access Type	–	Write, Read	Write, Read	Write, Read	Write, Read	–	Write, Read	
	–	-	-	-	-	–	-	

BITFIELD	BITS	DESCRIPTION	DECODE
AUD_RX_B_SRC	6	Selects reverse channel port to receive audio from.	0b0: Reverse audio received on GMSL2A 0b1: Reverse audio received on GMSL2B
UART_2_EN	5	Enables pass-through UART Channel 2 (SDA2/RX2, SCL2/TX2)	0b0: Pass-through UART Channel 2 disabled 0b1: Pass-through UART Channel 2 enabled
UART_1_EN	4	Enables pass-through UART Channel 1 (SDA1/RX1, SCL1/TX1)	0b0: Pass-through UART Channel 1 disabled 0b1: Pass-through UART Channel 1 enabled
AUD_RX_A_SRC	3	Selects reverse channel port to receive audio	0b0: Reverse audio received on GMSL2A 0b1: Reverse audio received on GMSL2B
RCLKSEL	1:0	RCLKOUT Clock Selection	0b00: XTAL/1 = 25MHz 0b01: XTAL/2 = 12.5MHz 0b10: XTAL/4 = 6.25MHz 0b11: Reference PLL output

REG4 (0x4)

BIT	7	6	5	4	3	2	1	0
Field	GMSL2_B	GMSL2_A	LINK_EN_B	LINK_EN_A	–	–	AUD_TX_SRC_Y	AUD_TX_SRC_X
Reset	0b1	0b1	0b1	0b1	–	–	0x1	0x0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	–	–	Write, Read	Write, Read
	-	-	-	-	–	–	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
GMSL2_B	7	GMSL1/GMSL2 selection for Link B Bit is set according to the latched GMSL2 pin value at power-up.	0b0: Link B is GMSL1 0b1: Link B is GMSL2
GMSL2_A	6	GMSL1/GMSL2 selection for Link A Bit is set according to the latched GMSL2 pin value at power-up.	0b0: Link A is GMSL1 0b1: Link A is GMSL2
LINK_EN_B	5	Enables GMSL Link B	0b0: Link B is disabled 0b1: Link B is enabled
LINK_EN_A	4	Enables GMSL Link A	0b0: Link A is disabled 0b1: Link A is enabled
AUD_TX_SRC_Y	1	Selects audio input pins to use for audio Tx engine Y	0b0: SCK, SD, WS 0b1: SCK2, SD2, WS2
AUD_TX_SRC_X	0	Selects audio input pins to use for audio Tx engine X	0b0: SCK, SD, WS 0b1: SCK2, SD2, WS2

Maxim Confidential
Release to Official Under NDA
Maxim Registered Employee Dedicated FAE Only
Provided to Official Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

REG5 (0x5)

BIT	7	6	5	4	3	2	1	0
Field	LOCK_EN	ERRB_EN	LOCK_CFG	–	PU_LF3	PU_LF2	PU_LF1	PU_LF0
Reset	0b1	0b1	0x0	–	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	–	Write, Read	Write, Read	Write, Read	Write, Read
	-	-	-	–	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
LOCK_EN	7	Enables LOCK output	0b0: LOCK output disabled 0b1: LOCK output enabled
ERRB_EN	6	Enables ERRB output	0b0: ERRB output disabled 0b1: ERRB output enabled
LOCK_CFG	5	In splitter mode, controls the behavior of LOCK pin.	0b0: A or B GMSL2 link is locked 0b1: A and B GMSL2 link is locked
PU_LF3	3	Powers up line-fault monitor 3	0b0: Line-fault monitor 3 disabled 0b1: Line-fault monitor 3 enabled
PU_LF2	2	Powers up line-fault monitor 2	0b0: Line-fault monitor 2 disabled 0b1: Line-fault monitor 2 enabled
PU_LF1	1	Powers up line-fault monitor 1	0b0: Line-fault monitor 1 disabled 0b1: Line-fault monitor 1 enabled
PU_LF0	0	Powers up line-fault monitor 0	0b0: Line-fault monitor 0 disabled 0b1: Line-fault monitor 0 enabled

REG6 (0x6)

BIT	7	6	5	4	3	2	1	0
Field	–	–	RCLKEN	–	–	–	–	–
Reset	–	–	0b0	–	–	–	–	–
Access Type	–	–	Write, Read	–	–	–	–	–
	–	–	-	–	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
RCLKEN	5	Enables RCLK Output	0b0: RCLK output disabled 0b1: RCLK output enabled

REG13 (0xD)

BIT	7	6	5	4	3	2	1	0
Field	DEV_ID[7:0]							
Reset	0x80							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DEV_ID	7:0	Device Identifier	0x80: MAX96789 (T56) 0x81: MAX96791 (T56)

Maxim Confidential
Release to Company Dedicated FAE Only
Maxim Integrated DEMO Version NDA
Provided to China Dedicated FAE Only NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

REG14 (0xE)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	DEV_REV[3:0]			
Reset	–	–	–	–	0x2			
Access Type	–	–	–	–	Read Only			
	–	–	–	–	-			

BITFIELD	BITS	DESCRIPTION	DECODE
DEV_REV	3:0	Device Revision	0xX: Device revision number

REG15 (0xF)

BIT	7	6	5	4	3	2	1	0
Field	–	ASYM_DV_DIS	SPEED_CPBL[1:0]		DV_CPBL_N	DUAL_CPBL_N	SPLTR_CPBL_N	HDCP_CPBL
Reset	–	0b0	0b00		0b0	0b0	0b0	0b0
Access Type	–	Read Only	Read Only		Read Only	Read Only	Read Only	Read Only
	–	-	-		-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_DIS	6	Asymmetric Dual-View Capability	0b0: Asymmetric dual-view splitting is available 0b1: Asymmetric dual-view splitting is unavailable
SPEED_CPBL	5:4	Video Resolution Capability	0b00: No PCLK frequency limit 0b10: PCLK is limited to 160MHz
DV_CPBL_N	3	Dual-View Video Capability	0b0: Dual-view video splitting is available 0b1: Dual-view video splitting is not available
DUAL_CPBL_N	2	Dual-Link Capability	0b0: Dual-link mode is available 0b1: Dual-link mode is not available
SPLTR_CPBL_N	1	Splitter-Mode Capability	0b0: Splitter mode is available 0b1: Splitter mode is not available
HDCP_CPBL	0	HDCP Capability	0b0: HDCP not enabled on this device 0b1: HDCP enabled on this device

REG26 (0x26)

BIT	7	6	5	4	3	2	1	0
Field	–	LF_1[2:0]			–	LF_0[2:0]		
Reset	–	0b010			–	0b010		
Access Type	–	Read Only			–	Read Only		
	–	-			–	-		

BITFIELD	BITS	DESCRIPTION	DECODE
LF_1	6:4	Line-fault status of wire connected to LMN1 pin	0b000: Short-to-battery 0b001: Short-to-GND 0b010: Normal Operation 0b011: Line Open 0b1XX: Line-to-line short

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
LF_0	2:0	Line-fault status of wire connected to LMN0 pin	0b000: Short-to-battery 0b001: Short-to-GND 0b010: Normal Operation 0b011: Line Open 0b1XX: Line-to-line short

REG27 (0x27)

BIT	7	6	5	4	3	2	1	0
Field	–	LF_3[2:0]			–	LF_2[2:0]		
Reset	–	0b010			–	0b010		
Access Type	–	Read Only			–	Read Only		
	–	-			–	-		

BITFIELD	BITS	DESCRIPTION	DECODE
LF_3	6:4	Line-fault status of wire connected to LMN3 pin	0b000: Short-to-battery 0b001: Short-to-GND 0b010: Normal Operation 0b011: Line Open 0b1XX: Line-to-line short
LF_2	2:0	Line-fault status of wire connected to LMN2 pin	0b000: Short-to-battery 0b001: Short-to-GND 0b010: Normal Operation 0b011: Line Open 0b1XX: Line-to-line short

PWR4 (0xC)

BIT	7	6	5	4	3	2	1	0
Field	–	DIS_LOCAL_WAKE	WAKE_EN_B	WAKE_EN_A	–	–	–	–
Reset	–	0b0	0b0	0b1	–	–	–	–
Access Type	–	Write, Read	Write, Read	Write, Read	–	–	–	–
	–	-	-	-	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
DIS_LOCAL_WAKE	6	Disables wake-up by local µC from SDA_RX pin	0b0: Local wake-up enabled 0b1: Local wake-up disabled
WAKE_EN_B	5	Enables wake-up by remote chip connected to Link B	0b0: Link B remote wake-up disabled 0b1: Link B remote wake-up enabled
WAKE_EN_A	4	Enables wake-up by remote chip connected to Link A	0b0: Link A remote wake-up disabled 0b1: Link A remote wake-up enabled

Maxim Confidential
Release to DFM under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAB under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

CTRL0 (0x10)

BIT	7	6	5	4	3	2	1	0
Field	RESET_ALL	RESET_LINK	RESET_ONESHOT	AUTO_LINK	SLEEP	REG_ENABLE	LINK_CFG[1:0]	
Reset	0b0	0b0	0b0	0b1	0b0	0b0	0b01	
Access Type	Write, Read	Write, Read	Write Clears All, Read	Write, Read	Write, Read	Write, Read	Write, Read	
	-	-	-	-	-	-	-	

BITFIELD	BITS	DESCRIPTION	DECODE
RESET_ALL	7	Device Reset Writing 1 to this bit resets the device, including all blocks. Registers are reset to defaults. This is equivalent to toggling the PWDNB pin. The bit is cleared when written.	0b0: No action 0b1: Activate chip reset
RESET_LINK	6	Resets whole data path (keep register settings) Write a 1 to activate reset, write 0 to release reset.	0b0: Release link reset 0b1: Activate link reset
RESET_ONESHOT	5	Resets whole data path (keep register settings) one shot Write 1 to activate reset, bit self clears and automatically releases reset.	0b0: No action 0b1: Reset data path
AUTO_LINK	4	Automatically selects link configuration (single A, single B or dual) Splitter mode is not automatic. For splitter mode, set LINK_CFG = 11.	0b0: Disable auto-link configuration 0b1: Enable auto-link configuration
SLEEP	3	Activates Sleep Mode	0b0: Sleep mode disabled 0b1: Sleep mode enabled
REG_ENABLE	2	Enables V_{DD} LDO regulator when used with REG_MNL (0x12)	0b0: Regulator disabled 0b1: Regulator enabled
LINK_CFG	1:0	AUTO_LINK and this bitfield select the link configuration per the decode table	0b00: If AUTO_LINK = 0, dual-link is selected. If AUTO_LINK = 1, link mode is automatically selected 0b01: If AUTO_LINK = 0, Link A is selected. If AUTO_LINK = 1, link mode is automatically selected 0b10: If AUTO_LINK = 0, Link B is selected. If AUTO_LINK = 1, link mode is automatically selected 0b11: Splitter mode

Maxim Confidential
Release to OEM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Only
Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

CTRL1 (0x11)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	CXTP_B	–	CXTP_A
Reset	–	–	–	–	–	0b0	–	0b0
Access Type	–	–	–	–	–	Write, Read	–	Write, Read
	–	–	–	–	–	-	–	-

BITFIELD	BITS	DESCRIPTION	DECODE
CXTP_B	2	Coax/twisted-pair cable select for Link B Bit is set according to the latched CFG pin value at power-up.	0b0: Shielded twisted-pair drive 0b1: Coax drive
CXTP_A	0	Coax/twisted-pair cable select for Link A Bit is set according to the latched CFG pin value at power-up.	0b0: Shielded twisted-pair drive 0b1: Coax drive

CTRL2 (0x12)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	REG_MNL	–	–	–	–
Reset	–	–	–	0b0	–	–	–	–
Access Type	–	–	–	Write, Read	–	–	–	–
	–	–	–	-	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
REG_MNL	4	Enables LDO manual control via REG_ENABLE (0x10)	0b0: V_{DD} LDO regulator range sensing on. 0b1: V_{DD} LDO regulator range sensing off. V_{DD} LDO regulator on/bypass state controlled by REG_ENABLE. When V_{DD} = 1.2V, enable V_{DD} LDO regulator by first setting REG_ENABLE = 1 and then setting REG_MNL = 1.

CTRL3 (0x13)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	LOCKED	ERROR	CMU_LOCKED	–
Reset	–	–	–	–	0b0	0b0	0b0	–
Access Type	–	–	–	–	Read Only	Read Only	Read Only	–
	–	–	–	–	-	-	-	–

BITFIELD	BITS	DESCRIPTION	DECODE
LOCKED	3	GMSL2 link lock status (bidirectional)	0b0: GMSL2 link not locked 0b1: GMSL2 link locked
ERROR	2	Reflects error status (inverse of ERRB pin value)	0b0: ERRB not asserted (ERRB pin = 1) 0b1: ERRB asserted (ERRB pin = 0)
CMU_LOCKED	1	Clock multiplier unit (CMU) lock status	0b0: CMU not locked 0b1: CMU locked

Maxim Confidential
Release to DMC Under NDA
Maxim Integrated Confidential, Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

INTR0 (0x18)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	AUTO_ERR_RST_EN	DEC_ERR_THR[2:0]		
Reset	–	–	–	–	0b0	0b000		
Access Type	–	–	–	–	Write, Read	Write, Read		
	–	–	–	–	-	-		

BITFIELD	BITS	DESCRIPTION	DECODE
AUTO_ERR_RST_EN	3	Automatically resets DEC_ERR_A (0x22) and IDLE_ERR (0x24) bitfields after ERRB pin is asserted for 1µs	0b0: Auto reset disabled 0b1: Auto reset enabled
DEC_ERR_THR	2:0	Decoding and idle error-reporting threshold DEC_ERR_FLAG_A (0x1B) is asserted when DEC_ERR_A (0x22) ≥ DEC_ERR_THR DEC_ERR_FLAG_B (0x1B) is asserted when DEC_ERR_B (0x23) ≥ DEC_ERR_THR IDLE_ERR_FLAG (0x1B) is asserted when IDLE_ERR ≥ DEC_ERR_THR	0b000: 1 0b001: 2 0b010: 4 0b011: 8 0b100: 16 0b101: 32 0b110: 64 0b111: 128

INTR1 (0x19)

BIT	7	6	5	4	3	2	1	0
Field	PKT_CNT_EXP[3:0]				AUTO_CNT_RST_EN	–	–	–
Reset	0x0				0b0	–	–	–
Access Type	Write, Read				Write, Read	–	–	–
	-				-	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
PKT_CNT_EXP	7:4	Packet-Count Multiplier Exponent See the description of PKT_CNT (0x3D) bitfield.	0bXXX: PKT_CNT exponent
AUTO_CNT_RST_EN	3	Automatically reset PKT_CNT (0x3D) bitfield after ERRB pin is asserted for 1µs	0b0: Auto-reset disabled 0b1: Auto-reset enabled

INTR2 (0x1A)

BIT	7	6	5	4	3	2	1	0
Field	–	–	REM_ERR_OEN	MEM_INT_ERR_OEN	LFLT_INT_OEN	IDLE_ERR_OEN	DEC_ERR_OEN_B	DEC_ERR_OEN_A
Reset	–	–	0b0	0b0	0b1	0b0	0b1	0b1
Access Type	–	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
	–	–	-	-	-	-	-	-

Maxim Confidential
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA
Release to DFMC under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
REM_ERR_OEN	5	Enables reporting of remote-error status (REM_ERR - 0x1B) at ERRB pin	0b0: Reporting disabled 0b1: Reporting enabled
MEM_INT_ERR_OEN	4	Enables reporting of memory-error status (MEM_INT_ERR_FLAG - 0x1B) at ERRB pin	0b0: Reporting disabled 0b1: Reporting enabled
LFLT_INT_OEN	3	Enables reporting of line-fault interrupt (LFLT_INT - 0x1B) at ERRB pin	0b0: Reporting disabled 0b1: Reporting enabled
IDLE_ERR_OEN	2	Enables reporting of idle-word errors (IDLE_ERR_FLAG - 0x1B) at ERRB pin	0b0: Reporting disabled 0b1: Reporting enabled
DEC_ERR_OEN_B	1	Enables reporting of decoding errors (DEC_ERR_FLAG_B - 0x1B) at ERRB pin	0b0: Reporting disabled 0b1: Reporting enabled
DEC_ERR_OEN_A	0	Enables reporting of decoding errors (DEC_ERR_FLAG_A - 0x1B) at ERRB pin	0b0: Reporting disabled 0b1: Reporting enabled

INTR3 (0x1B)

BIT	7	6	5	4	3	2	1	0
Field	–	–	REM_ERR_FLAG	MEM_INT_ERR_FLAG	LFLT_INT	IDLE_ERR_FLAG	DEC_ERR_FLAG_B	DEC_ERR_FLAG_A
Reset	–	–	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	–	–	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only
	–	–	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
REM_ERR_FLAG	5	Received remote side error status (inverse of remote side ERRB pin level) Clear remote side ERRB pin to clear.	0b0: No remote side error 0b1: Remote side error
MEM_INT_ERR_FLAG	4	Memory Interrupt Error Status Read this bitfield to clear.	0b0: No remote side error 0b1: Remote side error
LFLT_INT	3	Line-Fault Interrupt Asserted when either one of the line-fault monitors indicates a fault status. See LF_0 (0x26) and LF_1 (0x26) bitfields for more information. Line-fault condition needs to be cleared to clear this flag.	0b0: No line fault 0b1: Line fault
IDLE_ERR_FLAG	2	Idle-Word Error Flag Asserted when IDLE_ERR_A (0x24) ≥ DEC_ERR_THR (0x18) or when IDLE_ERR_B (0x25) ≥ DEC_ERR_THR. Read IDLE_ERR_A/IDLE_ERR_B to clear.	0b0: Flag not asserted 0b1: Flag asserted
DEC_ERR_FLAG_B	1	Decoding Error Flag for Link B Asserted when DEC_ERR_B (0x23) ≥ DEC_ERR_THR (0x18). Read DEC_ERR_B to clear.	0b0: Flag not asserted 0b1: Flag asserted

Maxim Confidential
Maxim Integrated Release to DEMO Under NDA
Provided to CHIPY Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
DEC_ERR_FLAG_A	0	Decoding Error Flag for Link A Asserted when DEC_ERR_A (0x22) ≥ DEC_ERR_THR (0x18). Read DEC_ERR_A to clear.	0b0: Flag not asserted 0b1: Flag asserted

INTR4 (0x1C)

BIT	7	6	5	4	3	2	1	0
Field	EOM_ERR_OEN_B	EOM_ERR_OEN_A	VDD_OV_OEN	HDCP_INT_OEN	MAX_RT_OEN	RT_CNT_OEN	PKT_CNT_OEN	WM_ERR_OEN
Reset	0b0	0b0	0x0	0b0	0b1	0b0	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
EOM_ERR_OEN_B	7	Enables reporting of eye-opening monitor error (EOM_ERR_FLAG_B - 0x1D) for Link B at ERRB pin.	0b0: Reporting disabled 0b1: Reporting enabled
EOM_ERR_OEN_A	6	Enables reporting of eye-opening monitor error (EOM_ERR_FLAG_A - 0x1D) for Link A at ERRB pin.	0b0: Reporting disabled 0b1: Reporting enabled
VDD_OV_OEN	5	Enables V_{DD} overvoltage status on ERRB	0b0: Disabled 0b1: Enabled
HDCP_INT_OEN	4	Enables reporting of GMSL HDCP interrupt (HDCP_INT_FLAG -0x1D) at ERRB pin	0b0: Reporting disabled 0b1: Reporting enabled
MAX_RT_OEN	3	Enables reporting of combined ARQ maximum retransmission limit error flag (MAX_RT_FLAG - 0x1D) at ERRB pin.	0b0: Reporting disabled 0b1: Reporting enabled
RT_CNT_OEN	2	Enables reporting of combined ARQ retransmission event flag (RT_CNT_FLAG - 0x1D) at ERRB pin.	0b0: Reporting disabled 0b1: Reporting enabled
PKT_CNT_OEN	1	Enables reporting of packet count flag (PKT_CNT_FLAG - 0x1D) at ERRB pin.	0b0: Reporting disabled 0b1: Reporting enabled
WM_ERR_OEN	0	Enables reporting of watermark errors (WM_ERR_FLAG - 0x1D) at ERRB pin.	0b0: Reporting disabled 0b1: Reporting enabled

INTR5 (0x1D)

BIT	7	6	5	4	3	2	1	0
Field	EOM_ERR_FLAG_B	EOM_ERR_FLAG_A	VDD_OV_FLAG	HDCP_INT_FLAG	MAX_RT_FLAG	RT_CNT_FLAG	PKT_CNT_FLAG	WM_ERR_FLAG
Reset	0b0	0b0	0x0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	Read Only	Read Clears All	Read Only	Read Only	Read Only	Read Only	Read Clears All
	-	-	-	-	-	-	-	-

Maxim Confidential
Released to BBMV under NDA
Maxim Regional Confidential
Provided to China Module FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
EOM_ERR_FLAG_B	7	Eye-opening is below configured threshold for Link B. Read this bitfield to clear.	0b0: No EOM error on Link B 0b1: EOM error on Link B
EOM_ERR_FLAG_A	6	Eye-opening is below configured threshold for Link A. Read this bitfield to clear.	0b0: No EOM error on Link A 0b1: EOM error on Link A
VDD_OV_FLAG	5	V_{DD} Overvoltage Indication This bit is set when V_{DD} exceeds the overvoltage threshold and does not clear until read. See OV_LEVEL (0x57D) bitfield for overvoltage threshold value.	0b0: V_{DD} overvoltage not detected 0b1: V_{DD} overvoltage detected
HDCP_INT_FLAG	4	HDCP Interrupt Status Asserted when there is a GMSL HDCP interrupt. Cleared when HDCP_INT is read.	0b0: No HDCP interrupt 0b1: HDCP interrupt
MAX_RT_FLAG	3	Combined ARQ maximum retransmission limit error flag Asserted when any of the selected channels ARQ retransmission limit is reached. Selection is done by each channel's MAX_RT_ERR_OEN bitfield (0x1C, 0x6E, 0x76, 0x86, 0x8E, 0x96, 0x9E, 0xA6, 0xAE). Read all MAX_RT_ERR_* registers to clear.	0b0: Flag not asserted 0b1: Flag asserted
RT_CNT_FLAG	2	Combined ARQ retransmission event flag Asserted when any of the selected channels have done at least one ARQ retransmission. Selection is done by each channel's RT_CNT_OEN bitfield (0x1C, 0x6E, 0x76, 0x86, 0x8E, 0x96, 0x9E, 0xA6, 0xAE). Read all RT_CNT_* registers to clear.	0b0: Flag not asserted 0b1: Flag asserted
PKT_CNT_FLAG	1	Packet Count Flag Asserted when PKT_CNT (0x25) ≥ PKT_CNT_THR (0x19). Read PKT_CNT to clear.	0b0: Flag not asserted 0b1: Flag asserted
WM_ERR_FLAG	0	Watermark Error Flag Asserted when a watermark error is detected. Read this bitfield to clear.	0b0: Flag not asserted 0b1: Flag asserted

Maxim Confidential
Released to Integrated Under NDA
Maxim Integrated Confidential
Provided to China Only Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

INTR6 (0x1E)

BIT	7	6	5	4	3	2	1	0
Field	VDDCMP_INT_OEN	PORZ_INT_OEN	VDDBAD_INT_OEN	LOCK_B_OEN	LOCK_A_OEN	APRBS_B_ERR_OEN	APRBS_A_ERR_OEN	MIPI_ERR_OEN
Reset	0b1	0b1	0b1	0x0	0x0	0b1	0b1	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
VDDCMP_INT_OEN	7	Enables reporting of combined V_{DD} comparator output (VDDCMP_INT_FLAG - 0x1F) at ERRB pin.	0b0: Disable V_{DD} comparator output reporting 0b1: Enable V_{DD} comparator output reporting
PORZ_INT_OEN	6	Enables reporting of PORZ interrupt (PORZ_INT_FLAG - 0x1F) at ERRB pin.	0b0: Disable PORZ interrupt reporting 0b1: Enable PORZ interrupt reporting
VDDBAD_INT_OEN	5	Enables reporting of V_{DDBAD} interrupt (VDDBAD_INT_FLAG - 0x1F) at ERRB pin.	0b0: Disable V_{DDBAD} interrupt reporting 0b1: Enable V_{DDBAD} interrupt reporting
LOCK_B_OEN	4	Enables reporting of Link B lock status (LOCK_B - 0x1F) at ERRB pin.	0b0: Reporting disabled 0b1: Reporting enabled
LOCK_A_OEN	3	Enables reporting of Link A lock status (LOCK_A - 0x1F) at ERRB pin.	0b0: Reporting disabled 0b1: Reporting enabled
APRBS_B_ERR_OEN	2	Enables reporting of Audio B PRBS errors (APRBS_B_ERR_FLAG - 0x1F) at ERRB pin.	0b0: Reporting disabled 0b1: Reporting enabled
APRBS_A_ERR_OEN	1	Enables reporting of Audio A PRBS errors (APRBS_A_ERR_FLAG - 0x1F) at ERRB pin.	0b0: Reporting disabled 0b1: Reporting enabled
MIPI_ERR_OEN	0	Enables reporting of MIPI Rx errors (MIPI_ERR_FLAG - 0x1F) at ERRB pin	0b0: Reporting disabled 0b1: Reporting enabled

INTR7 (0x1F)

BIT	7	6	5	4	3	2	1	0
Field	VDDCMP_INT_FLAG	PORZ_INT_FLAG	VDDBAD_INT_FLAG	LOCK_B	LOCK_A	APRBS_B_ERR_FLAG	APRBS_A_ERR_FLAG	MIPI_ERR_FLAG
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Clears All	Read Clears All	Read Clears All	Read Only	Read Only	Read Only	Read Only	Read Only
	-	-	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
VDDCMP_INT_FLAG	7	Combined V_{DD} comparator output Read this bitfield to clear.	0b0: Reporting disabled 0b1: Reporting enabled
PORZ_INT_FLAG	6	PORZ Interrupt Flag Read this bitfield to clear.	0b0: Reporting disabled 0b1: Reporting enabled
VDDBAD_INT_FLAG	5	Combined V_{DDBAD} indicator Read this bitfield to clear.	0b0: Reporting disabled 0b1: Reporting enabled

Maxim Confidential
Released to Public Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
LOCK_B	4	Link B Lock Status It is not possible to clear this interrupt. It keeps ERRB asserted when there is no link lock.	0b0: Flag not asserted 0b1: Flag asserted
LOCK_A	3	Link A Lock Status It is not possible to clear this interrupt. It keeps ERRB asserted when there is no link lock.	0b0: Flag not asserted 0b1: Flag asserted
APRBS_B_ERR_FLAG	2	Audio B PRBS Error Flag Asserted when APRBS_B_ERR (0x1E) > 0. Read APRBS_ERR (0x143) to clear.	0b0: Flag not asserted 0b1: Flag asserted
APRBS_A_ERR_FLAG	1	Audio A PRBS Error Flag Asserted when APRBS_A_ERR (0x1E) > 0. Read APRBS_ERR (0x143) to clear.	0b0: Flag not asserted 0b1: Flag asserted
MIPI_ERR_FLAG	0	MIPI Rx Error Flag Asserted when any of the following is asserted: phy0_hs_err[0],[1],[4],[5] phy1_hs_err[0],[1],[4],[5] phy2_hs_err[0],[1],[4],[5] phy3_hs_err[0],[1],[4],[5] ctrl0_dsi_err_l[6:1] ctrl1_dsi_err_l[6:1]	0b0: Flag not asserted 0b1: Flag asserted

INTR8 (0x20)

BIT	7	6	5	4	3	2	1	0
Field	ERR_TX_EN	–	–	ERR_TX_ID[4:0]				
Reset	0b1	–	–	0b11111				
Access Type	Write, Read	–	–	Write, Read				
	-	–	–	-				

BITFIELD	BITS	DESCRIPTION	DECODE
ERR_TX_EN	7	Transmits local error status (inverse of ERRB pin level) to remote side through GPIO channel.	0b0: Transmit error status disabled 0b1: Transmit error status enabled
ERR_TX_ID	4:0	GPIO ID used for transmitting ERR_TX	0bXXXXX: Value of GPIO ID for transmitting ERR_TX

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

INTR9 (0x21)

BIT	7	6	5	4	3	2	1	0
Field	ERR_RX_EN	–	–	ERR_RX_ID[4:0]				
Reset	0b1	–	–	0b11111				
Access Type	Write, Read	–	–	Write, Read				
	-	–	–	-				

BITFIELD	BITS	DESCRIPTION	DECODE
ERR_RX_EN	7	Receives remote error status (inverse of ERRB pin level) through GPIO channel.	0b0: Receive error status disabled 0b1: Receive error status enabled
ERR_RX_ID	4:0	GPIO ID used for receiving ERR_RX	0bXXXXX: Value of GPIO ID for receiving ERR_RX

CNT0 (0x22)

BIT	7	6	5	4	3	2	1	0
Field	DEC_ERR_A[7:0]							
Reset	0x00							
Access Type	Read Clears All							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DEC_ERR_A	7:0	Number of decoding (disparity) errors detected at Link A. Reset after reading or with the rising edge of LOCK.	0xXX: Number of Link A decoding errors detected

CNT1 (0x23)

BIT	7	6	5	4	3	2	1	0
Field	DEC_ERR_B[7:0]							
Reset	0x00							
Access Type	Read Clears All							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DEC_ERR_B	7:0	Number of decoding (disparity) errors detected at Link B. Reset after reading or with the rising edge of LOCK.	0xXX: Number of Link B decoding errors detected

Maxim Confidential
Release to UFMC Under NDA
Maxim Integrated Proprietary
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

CNT2 (0x24)

BIT	7	6	5	4	3	2	1	0
Field	IDLE_ERR_A[7:0]							
Reset	0x00							
Access Type	Read Clears All							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
IDLE_ERR_A	7:0	Number of idle-word errors detected on Link A or Link A + B in dual-lane mode. Reset after reading or with the rising edge of LOCK.	0xXX: Number of idle-word errors detected

CNT3 (0x25)

BIT	7	6	5	4	3	2	1	0
Field	IDLE_ERR_B[7:0]							
Reset	0x00							
Access Type	Read Clears All							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
IDLE_ERR_B	7:0	Number of idle-word errors detected on Link B. Reset after reading or with the rising edge of LOCK.	0xXX: Number of idle-word errors detected

CNT4 (0x3D)

BIT	7	6	5	4	3	2	1	0
Field	PKT_CNT[7:0]							
Reset	0x00							
Access Type	Read Clears All							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
PKT_CNT	7:0	Number of received packets of a selected type Packet type is selected with PKT_CNT_SEL (0x2C) bitfield. Reported packet count is a scaled value, such that actual packet count is ≥ PKT_CNT x ($2^{PKT_CNT_EXP}$) and < (PKT_CNT + 1) x ($2^{PKT_CNT_EXP}$). When the maximum value is reported, packet count is greater or equal to the reported value.	0xXX: Scaled number of received packets

Maxim Confidential Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

TX1 (0x29)

BIT	7	6	5	4	3	2	1	0
Field	LINK_PRBS_GEN	–	ERRG_EN_B	ERRG_EN_A	–	–	–	–
Reset	0b0	–	0b0	0b0	–	–	–	–
Access Type	Write, Read	–	Write, Read	Write, Read	–	–	–	–
	-	–	-	-	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
LINK_PRBS_GEN	7	Enables link PRBS-7 generator	0b0: Link PRBS generator disabled 0b1: Link PRBS generator enabled
ERRG_EN_B	5	Error generator enable for Link B	0b0: Link B error generator disabled 0b1: Link B error generator enabled
ERRG_EN_A	4	Error generator enable for Link A	0b0: Link A error generator disabled 0b1: Link A error generator enabled

TX2 (0x2A)

BIT	7	6	5	4	3	2	1	0
Field	ERRG_CNT[1:0]		ERRG_RATE[1:0]		ERRG_BURST[2:0]			ERRG_PER
Reset	0b00		0b10		0b000			0b0
Access Type	Write, Read		Write, Read		Write, Read			Write, Read
	-		-		-			-

BITFIELD	BITS	DESCRIPTION	DECODE
ERRG_CNT	7:6	Number of errors to be generated	0b00: Continuous 0b01: 16 errors 0b10: 128 errors 0b11: 1024 errors
ERRG_RATE	5:4	Error generator average bit-error rate	0b00: 1 in 5120 bits 0b01: 1 in 81920 bits 0b10: 1 in 1310720 bits 0b11: 1 in 20971520 bits
ERRG_BURST	3:1	Error generator burst-error length	0b000: 1 0b001: 2 0b010: 3 0b011: 4 0b100: 8 0b101: 12 0b110: 16 0b111: 20
ERRG_PER	0	Error generator error-distribution selection	0b0: Pseudorandom 0b1: Periodic

Maxim Confidential
Release to DEMC Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

TX3 (0x2B)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	TIMEOUT[2:0]		
Reset	–	–	–	–	–	0b100		
Access Type	–	–	–	–	–	Write, Read		
	–	–	–	–	–	-		

BITFIELD	BITS	DESCRIPTION	DECODE
TIMEOUT	2:0	ARQ timeout duration multiplier When 12Gbps link is used, values 6 and 7 are reserved. Multiplies a timeout base constant to set the ARQ timeout.	0b000: 0.5 x Timeout base 0b001: 1.0 x Timeout base 0b010: 1.5 x Timeout base 0b011: 2.0 x Timeout base 0b100: 2.5 x Timeout base 0b101: 3.0 x Timeout base 0b110: 3.5 x Timeout base 0b111: 4.0 x Timeout base

RX0 (0x2C)

BIT	7	6	5	4	3	2	1	0
Field	PKT_CNT_LBW[1:0]		–	–	PKT_CNT_SEL[3:0]			
Reset	0b00		–	–	0x0			
Access Type	Write, Read		–	–	Write, Read			
	-		–	–	-			

BITFIELD	BITS	DESCRIPTION	DECODE
PKT_CNT_LBW	7:6	Selects the subtype of low-bandwidth (LBW) packets to count at PKT_CNT (0x3D) bitfield.	0b00: Count LBW data packets only 0b01: Count LBW acknowledge packets only 0b10: Count LBW data and acknowledge packets 0b11: Reserved
PKT_CNT_SEL	3:0	Selects the type of received packets to count at PKT_CNT (0x3D) bitfield.	0x0: None 0x1: VIDEO 0x2: AUDIO 0x3: INFO Frame 0x4: SPI 0x5: I^2C 0x6: UART 0x7: GPIO 0x8: AHDCP 0x9: RGMII 0xA: Reserved 0xB: Reserved 0xC: Reserved 0xD: Reserved 0xE: All 0xF: Unknown and packets with error

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GPIOA (0x30)

BIT	7	6	5	4	3	2	1	0
Field	GPIO_RX_FAST_BIDIR_EN	–	GPIO_FWD_CDLY[5:0]					
Reset	0b0	–	0b000001					
Access Type	Write, Read	–	Write, Read					
	-	–	-					

BITFIELD	BITS	DESCRIPTION	DECODE
GPIO_RX_FAST_BIDIR_EN	7	GPIO fast-direction switch for bidirectional IO	0b0: Fast-direction switch disabled 0b1: Fast-direction switch enabled
GPIO_FWD_CDLY	5:0	Compensation delay multiplier for the forward direction This must be the same value as GPIO_FWD_CDLY of the chip on the other side of the link. Total delay is the (value + 1) multiplied by 1.7µs. Default delay is 3.4µs.	0bXXXXXX: Forward compensation delay multiplier value

GPIOB (0x31)

BIT	7	6	5	4	3	2	1	0
Field	GPIO_TX_WNDW[1:0]		GPIO_REV_CDLY[5:0]					
Reset	0b10		0b001000					
Access Type	Write, Read		Write, Read					
	-		-					

BITFIELD	BITS	DESCRIPTION	DECODE
GPIO_TX_WNDW	7:6	Wait time after a GPIO transition to create a packet This allows grouping transitions of different GPIO inputs in a single packet and therefore increases GPIO bandwidth usage efficiency.	0b00: Disabled 0b01: 200ns 0b10: 500ns 0b11: 1000ns
GPIO_REV_CDLY	5:0	Compensation delay multiplier for the reverse direction This must be the same value as GPIO_REV_CDLY of the chip on the other side of the link. Total delay is the (value + 1) multiplied by 1.7µs. Default delay is 15.3µs.	0bXXXXXX: Reverse compensation delay multiplier value

Maxim Confidential
Release to DFMC Under NDA
Maxim Integrated Confidential
Provided to China Only Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

I2C_0 (0x40)

BIT	7	6	5	4	3	2	1	0
Field	–	–	SLV_SH[1:0]		–	SLV_TO[2:0]		
Reset	–	–	0b10		–	0b110		
Access Type	–	–	Write, Read		–	Write, Read		
	–	–	-		–	-		

BITFIELD	BITS	DESCRIPTION	DECODE
SLV_SH	5:4	I²C-to-I²C slave-setup and hold-time setting Configures the interval between SDA and SCL transitions when driven by the internal I²C slave.	0b00: Set for I²C Fast-mode Plus speed 0b01: Set for I²C Fast-mode speed 0b10: Set for I²C Standard-mode speed 0b11: Reserved
SLV_TO	2:0	I²C-to-I²C slave timeout setting Internal GMSL2 I²C slave times out after the configured duration if it does not receive any response while waiting for a packet from the remote device.	0b000: 16µs 0b001: 1ms 0b010: 2ms 0b011: 4ms 0b100: 8ms 0b101: 16ms 0b110: 32ms 0b111: Disabled

I2C_1 (0x41)

BIT	7	6	5	4	3	2	1	0
Field	–	MST_BT[2:0]			–	MST_TO[2:0]		
Reset	–	0b101			–	0b110		
Access Type	–	Write, Read			–	Write, Read		
	–	-			–	-		

BITFIELD	BITS	DESCRIPTION	DECODE
MST_BT	6:4	I²C-to-I²C master bit-rate setting Configures the I²C bit rate used by the internal I²C master (in the device on the remote side from the external I²C master). Set this according to the I²C speed mode.	0b000: 9.92Kbps - Set for I²C Standard mode speed 0b001: 33.2Kbps - Set for I²C Standard mode speed 0b010: 99.2Kbps - Set for I²C Standard or Fast-mode speed 0b011: 123Kbps - Set for I²C Fast-mode speed 0b100: 203Kbps - Set for I²C Fast-mode speed 0b101: 397Kbps - Set for I²C Fast or Fast-mode Plus speed 0b110: 625Kbps - Set for I²C Fast-mode Plus speed 0b111: 980Kbps - Set for I²C Fast-mode Plus speed

Maxim Confidential
Release to Demo under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
MST_TO	2:0	I²C-to-I²C master timeout setting Internal GMSL2 I²C master times out after the configured duration if it does not receive any response while waiting for a packet from the remote device.	0b000: 16µs 0b001: 1ms 0b010: 2ms 0b011: 4ms 0b100: 8ms 0b101: 16ms 0b110: 32ms 0b111: Disabled

I2C_2 (0x42)

BIT	7	6	5	4	3	2	1	0
Field	SRC_A[6:0]							–
Reset	0b0000000							–
Access Type	Write, Read							–
	-							–

BITFIELD	BITS	DESCRIPTION	DECODE
SRC_A	7:1	I²C address translator source A When I²C device address matches I²C SRC_A, internal I²C master (on remote side) replaces the device address by I²C DST_A.	0bXXXXXXX: Value of I²C SRC_A

I2C_3 (0x43)

BIT	7	6	5	4	3	2	1	0
Field	DST_A[6:0]							–
Reset	0b0000000							–
Access Type	Write, Read							–
	-							–

BITFIELD	BITS	DESCRIPTION	DECODE
DST_A	7:1	I²C address translator destination A See the description of I²C SRC_A.	0bXXXXXXX: Value of I²C DST_A

I2C_4 (0x44)

BIT	7	6	5	4	3	2	1	0
Field	SRC_B[6:0]							–
Reset	0b0000000							–
Access Type	Write, Read							–
	-							–

Maxim Confidential
Release to China Dedicated FAE Under NDA
Maxim Released Confidential Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
SRC_B	7:1	I²C address translator source B When I²C device address matches I²C SRC_B, internal I²C master (on remote side) replaces the device address by I²C DST_B.	0bXXXXXXX: Value of I²C SRC_B

I2C_5 (0x45)

BIT	7	6	5	4	3	2	1	0
Field	DST_B[6:0]							–
Reset	0b0000000							–
Access Type	Write, Read							–
	-							–

BITFIELD	BITS	DESCRIPTION	DECODE
DST_B	7:1	I²C address translator destination B See the description of I²C SRC_B.	0bXXXXXXX: Value of I²C DST_B

I2C_6 (0x46)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	I2C_AUTO_CFG	I2C_SRC_CNT[2:0]		
Reset	–	–	–	–	0b1	0b000		
Access Type	–	–	–	–	Write, Read	Write, Read		
	–	–	–	–	-	-		

BITFIELD	BITS	DESCRIPTION	DECODE
I2C_AUTO_CFG	3	When set to 1, I²C-to-I²C number of links is determined based on splitter mode automatically. In splitter mode, the response from two I²C channels are expected, otherwise, a response from one I²C channel is expected.	0b0: Number of I²C-to-I²C links set by I2C_SRC_CNT[2:0] bits 0b1: Splitter mode automatically determines the number of I²C-to-I²C links
I2C_SRC_CNT	2:0	I²C-to-I²C number of links (valid when I2C_AUTO_CFG = 0) Set this to N - 1 when expecting I²C response from N remote I²C transmitters (usually same as the number of remote devices connected to this device).	0b000: One deserializer connected 0b001: Two deserializers connected 0b010: Reserved 0b011: Reserved 0b100: Reserved 0b101: Reserved 0b110: Reserved 0b111: Reserved

Maxim confidential
Release for DEMO Under NDA
Maxim Integrated Proprietary
Provided to CHIMA Redacted FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

I2C_7 (0x47)

BIT	7	6	5	4	3	2	1	0
Field	UART_RX_OVERFLOW	UART_TX_OVERFLOW	–	–	–	I2C_TIMED_OUT	REM_ACK_ACKED	REM_ACK_RECVED
Reset	0b0	0b0	–	–	–	0b0	0b0	0b0
Access Type	Read Clears All	Read Clears All	–	–	–	Read Only	Read Only	Read Only
	-	-	–	–	–	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
UART_RX_OVERFLOW	7	UART Rx FIFO Overflow	0b0: No overflow occurred 0b1: Overflow occurred
UART_TX_OVERFLOW	6	UART Tx FIFO Overflow	0b0: No overflow occurred 0b1: Overflow occurred
I2C_TIMED_OUT	2	Internal I²C-to-I²C slave or master has timed out while receiving packet from the remote device.	0b0: Timeout has not occurred 0b1: Timeout has occurred
REM_ACK_ACKED	1	Inverse of the I²C acknowledge bit received from remote side.	0b0: I²C acknowledge bit received as 1 0b1: I²C acknowledge bit received as 0
REM_ACK_RECVED	0	I²C acknowledge bit for any I²C byte is received from remote side for the previous I²C packet.	0b0: I²C acknowledge bit not received 0b1: I²C acknowledge bit received

UART_0 (0x48)

BIT	7	6	5	4	3	2	1	0
Field	ARB_TO_LEN[1:0]		REM_MS_EN	LOC_MS_EN	BYPASS_DIS_PAR	BYPASS_TO[1:0]		BYPASS_EN
Reset	0b01		0b0	0b0	0b0	0b01		0b0
Access Type	Write, Read		Write, Read	Write, Read	Write, Read	Write, Read		Write, Read
	-		-	-	-	-		-

BITFIELD	BITS	DESCRIPTION	DECODE
ARB_TO_LEN	7:6	UART Rx source arbitration timeout duration UART Rx processes packets from a single UART source at any time. When UART Rx does not receive any UART packets for this duration, it will select the next UART source according to the source ID of the next following received packet.	0b00: 1ms 0b01: 2ms 0b10: 8ms 0b11: 32ms
REM_MS_EN	5	Enables UART bypass mode control by remote GPIO pin When set, remote chip's GPIO is used as MS pin (UART mode select). When MS is high, chip is in bypass mode, otherwise, chip is in base mode.	0b0: UART bypass mode not controlled by remote MS pin 0b1: UART bypass mode controlled by remote MS pin

Maxim Confidential
Release to OEM Under NDA
Maxim Integrated Company Confidential
Provided to OEM Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
LOC_MS_EN	4	Enables UART bypass mode control by local GPIO pin Set to use GPIO2 pin as MS pin (UART mode select). When MS is high, chip is in bypass mode, otherwise, chip is in base mode.	0b0: UART bypass mode not controlled by local MS pin 0b1: UART bypass mode controlled by local MS pin
BYPASS_DIS_PAR	3	Selects whether or not to receive and send parity bit in bypass mode.	0b0: Receive and send parity bit in bypass mode 0b1: Do not receive and send parity bit in bypass mode
BYPASS_TO	2:1	UART soft-bypass timeout duration When set to 11, BYPASS_EN is never cleared, so the device stays in bypass mode until next power-down.	0b00: 2ms 0b01: 8ms 0b10: 32ms 0b11: Disabled
BYPASS_EN	0	Enables UART soft-bypass mode Bypass mode remains active as long as there is UART activity. When there is no UART activity for the selected duration (configured by BYPASS_TO bitfield), device exits bypass mode and the bit is automatically cleared.	0b0: UART soft-bypass mode disabled 0b1: UART soft-bypass mode enabled

UART_1 (0x49)

BIT	7	6	5	4	3	2	1	0
Field	BITLEN_LSB[7:0]							
Reset	0x96							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
BITLEN_LSB	7:0	UART detected bit length, low 8 bits	0xXX: UART detected bit length, low 8 bits

UART_2 (0x4A)

BIT	7	6	5	4	3	2	1	0
Field	OUT_DELAY[1:0]		BITLEN_MSB[5:0]					
Reset	0b10		0b000000					
Access Type	Write, Read		Read Only					
	-		-					

BITFIELD	BITS	DESCRIPTION	DECODE
OUT_DELAY	7:6	UART initial output delay In base mode, first received UART byte of a packet (sync or acknowledge frame) is delayed by the configured number of bit times in order to output the UART frames of the same packet back to back on remote side.	0b00: 0 bits 0b01: 4 bits 0b10: 8 bits 0b11: 1 bit

Maxim Confidential
Release to China Dedicated FAE Under NDA
Maxim Integrated Confidential Only
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
BITLEN_MSB	5:0	UART detected bit length, high 6 bits	0bXXXXXX: UART detected bit length, high 6 bits

I2C_PT_0 (0x4C)

BIT	7	6	5	4	3	2	1	0
Field	–	–	SLV_SH_PT[1:0]		–	SLV_TO_PT[2:0]		
Reset	–	–	0b10		–	0b110		
Access Type	–	–	Write, Read		–	Write, Read		
	–	–	-		–	-		

BITFIELD	BITS	DESCRIPTION	DECODE
SLV_SH_PT	5:4	Pass-through I²C-to-I²C slave setup and hold-time setting (setup, hold) Configures the interval between SDA and SCL transitions when driven by the internal I²C slave.	0b00: Set for I²C Fast-mode Plus speed 0b01: Set for I²C Fast-mode speed 0b10: Set for I²C Standard-mode speed 0b11: Reserved
SLV_TO_PT	2:0	Pass-through I²C-to-I²C slave timeout setting Internal GMSL2 I²C slave times out after the configured duration if it does not receive any response while waiting for a packet from remote device.	0b000: 16µs 0b001: 1ms 0b010: 2ms 0b011: 4ms 0b100: 8ms 0b101: 16ms 0b110: 32ms 0b111: Disabled

I2C_PT_1 (0x4D)

BIT	7	6	5	4	3	2	1	0
Field	–	MST_BT_PT[2:0]			PT_SWAP	MST_TO_PT[2:0]		
Reset	–	0b101			0x0	0b110		
Access Type	–	Write, Read			Write, Read	Write, Read		
	–	-			-	-		

BITFIELD	BITS	DESCRIPTION	DECODE
MST_BT_PT	6:4	Pass-through I²C-to-I²C master bit-rate setting Configures the I²C bit rate used by the internal I²C master (in the device on remote side from the external I²C master).	0b000: 9.92Kbps - Set for I²C Standard mode speed 0b001: 33.2Kbps - Set for I²C Standard mode speed 0b010: 99.2Kbps - Set for I²C Standard or Fast-mode speed 0b011: 123Kbps - Set for I²C Fast-mode speed 0b100: 203Kbps - Set for I²C Fast-mode speed 0b101: 397Kbps - Set for I²C Fast or Fast-mode Plus speed 0b110: 625Kbps - Set for I²C Fast-mode Plus speed 0b111: 980Kbps - Set for I²C Fast-mode Plus speed

Maxim Confidential
Release to China Dedicated FAE Only
Maxim Integrated Provided to China Dedicated FAE Only Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
PT_SWAP	3	Swap pass-through control channel pins	0x0: No swapped 0x1: Swapped
MST_TO_PT	2:0	Pass-through I²C-to-I²C master timeout setting Internal GMSL2 I²C master times out after the configured duration if it does not receive any response while waiting for a packet from the remote device.	0b000: 16µs 0b001: 1ms 0b010: 2ms 0b011: 4ms 0b100: 8ms 0b101: 16ms 0b110: 32ms 0b111: Disabled

I2C_PT_2 (0x4E)

BIT	7	6	5	4	3	2	1	0
Field	XOVER_EN_2	I2C_TIMED_OUT_2	REM_ACK_ACKED_2	REM_ACK_RECVED_2	XOVER_EN_1	I2C_TIMED_OUT_1	REM_ACK_ACKED_1	REM_ACK_RECVED_1
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Read Only	Read Only	Read Only	Write, Read	Read Only	Read Only	Read Only
	-	-	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
XOVER_EN_2	7	Connects pass-through I²C/UART Channel 2 to main control channel on remote side.	0b0: Do not connect 0b1: Connect
I2C_TIMED_OUT_2	6	In pass-through I²C Channel 2, internal I²C-to-I²C slave or master has timed out while receiving packet from remote device.	0b0: Timeout has not occurred 0b1: Timeout has occurred
REM_ACK_ACKED_2	5	In pass-through I²C Channel 2, inverse of the I²C acknowledge bit received from remote side.	0b0: I²C acknowledge bit received as 1 0b1: Inverse I²C acknowledge bit received as 0
REM_ACK_RECVED_2	4	In pass-through I²C Channel 2, I²C acknowledge bit for any I²C byte is received from remote side for the previous I²C packet.	0b0: I²C acknowledge bit not received 0b1: I²C acknowledge bit received
XOVER_EN_1	3	Connects pass-through I²C/UART Channel 1 to main control channel on remote side.	0b0: Do not connect 0b1: Connect
I2C_TIMED_OUT_1	2	In pass-through I²C Channel 1, internal I²C-to-I²C slave or master has timed out while receiving packet from remote device.	0b0: Timeout has not occurred 0b1: Timeout has occurred
REM_ACK_ACKED_1	1	In pass-through I²C Channel 1, inverse of the I²C acknowledge bit received from remote side.	0b0: I²C acknowledge bit received as 1 0b1: I²C acknowledge bit received as 0
REM_ACK_RECVED_1	0	In pass-through I²C Channel 1, I²C acknowledge bit for any I²C byte is received from remote side for the previous I²C packet.	0b0: I²C acknowledge bit not received 0b1: I²C acknowledge bit received

Maxim Confidential
Released to EFM Under NDA
Maxim Integrated Confidential FAE Under NDA
Provided to Cirrus Logic

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

UART_PT_0 (0x4F)

BIT	7	6	5	4	3	2	1	0
Field	BITLEN_MAN_CFG_2	DIS_PAR_2	UART_RX_OVERFLOW_2	UART_TX_OVERFLOW_2	BITLEN_MAN_CFG_1	DIS_PAR_1	UART_RX_OVERFLOW_1	UART_TX_OVERFLOW_1
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Read Clears All	Read Clears All	Write, Read	Write, Read	Read Clears All	Read Clears All
	-	-	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
BITLEN_MAN_CFG_2	7	Uses the custom UART bit rate (selected by the BITLEN_PT_2_L - 0x54A and BITLEN_PT_2_H - x54B bitfields) in pass-through UART Channel 1.	0b0: Use standard bit rate 0b1: Use custom bit rate
DIS_PAR_2	6	Disables parity bit in pass-through UART Channel 2	0b0: Parity bit enabled 0b1: Parity bit disabled
UART_RX_OVERFLOW_2	5	Pass-Through UART Rx FIFO Overflow	0b0: No overflow occurred 0b1: Overflow occurred
UART_TX_OVERFLOW_2	4	Pass-Through UART Tx FIFO Overflow	0b0: No overflow occurred 0b1: Overflow occurred
BITLEN_MAN_CFG_1	3	Uses the custom UART bit rate (selected by the BITLEN_PT_2_L - 0x54A and BITLEN_PT_2_H - 0x54B bitfields) in pass-through UART Channel 1.	0b0: Use standard bit rate 0b1: Use custom bit rate
DIS_PAR_1	2	Disables parity bit in pass-through UART Channel 1	0b0: Parity bit enabled 0b1: Parity bit disabled
UART_RX_OVERFLOW_1	1	Pass-Through UART Rx FIFO Overflow	0b0: No overflow occurred 0b1: Overflow occurred
UART_TX_OVERFLOW_1	0	Pass-Through UART Tx FIFO Overflow	0b0: No overflow occurred 0b1: Overflow occurred

TX0 (0x50)

BIT	7	6	5	4	3	2	1	0
Field	TX_CRC_EN	–	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
Reset	0b0	–	–	–	0b00		0b00	
Access Type	Write, Read	–	–	–	Write, Read		Write, Read	
	-	–	–	–	-		-	

BITFIELD	BITS	DESCRIPTION	DECODE
TX_CRC_EN	7	Enables Transmit CRC	0b0: Transmit CRC disabled 0b1: Transmit CRC enabled
PRIO_VAL	3:2	Sets the priority for this channel's packet requests	0b00: Low priority 0b01: Normal priority 0b10: High priority 0b11: Urgent priority

Maxim Confidential
Release to Demo Under NDA
Maxim Integrated Company Confidential FAE Use Only
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
PRIO_CFG	1:0	Adjusts the priority used for this channel	0b00: Current channel priority is used 0b01: Increase current channel priority 0b10: Decrease current channel priority 0b11: Reset to channel PRIO_VAL[1:0] setting

TX1 (0x51)

BIT	7	6	5	4	3	2	1	0
Field	BW_MULT[1:0]		BW_VAL[5:0]					
Reset	0b10		0b110000					
Access Type	Write, Read		Write, Read					
	-		-					

BITFIELD	BITS	DESCRIPTION	DECODE
BW_MULT	7:6	Channel bandwidth-allocation multiplication factor	0b00: Multiply BW_VAL by 1 0b01: Multiply BW_VAL by 4 0b10: Multiply BW_VAL by 16 0b11: Multiply BW_VAL by 16
BW_VAL	5:0	Channel bandwidth-allocation base Fair bandwidth use ratio = BW_VAL x BW_MULT/10 as a percentage of total link bandwidth.	0bXXXXXX: Channel base-bandwidth value

TX3 (0x53)

BIT	7	6	5	4	3	2	1	0
Field	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	–	TX_STR_SEL[1:0]	
Reset	–	–	0b0	0b1	–	–	0b00	
Access Type	–	–	Write, Read	Write, Read	–	–	Write, Read	
	–	–	-	-	–	–	-	

BITFIELD	BITS	DESCRIPTION	DECODE
TX_SPLT_MASK_B	5	In splitter mode: When 0, packets from this port are NOT transmitted from Port B, otherwise packets are transmitted from Port B.	0b0: Packets are not transmitted over GMSLB in splitter mode 0b1: Packets are transmitted over GMSLB in splitter mode
TX_SPLT_MASK_A	4	In splitter mode: When 0, packets from this port are NOT transmitted from Port A, otherwise packets are transmitted from Port A.	0b0: Packets are not transmitted over GMSLA in splitter mode 0b1: Packets are transmitted over GMSLA in splitter mode
TX_STR_SEL	1:0	Stream ID used in packets transmitted from this channel	0bXX: Stream ID for packets from this channel

Maxim Confidential
Released to DFM Vendor under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

TX0 (0x54)

BIT	7	6	5	4	3	2	1	0
Field	TX_CRC_EN	–	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
Reset	0b0	–	–	–	0b00		0b00	
Access Type	Write, Read	–	–	–	Write, Read		Write, Read	
	-	–	–	–	-		-	

BITFIELD	BITS	DESCRIPTION	DECODE
TX_CRC_EN	7	Enables Transmit CRC	0b0: Transmit CRC disabled 0b1: Transmit CRC enabled
PRIO_VAL	3:2	Sets the priority for this channel's packet requests	0b00: Low priority 0b01: Normal priority 0b10: High priority 0b11: Urgent priority
PRIO_CFG	1:0	Adjusts the priority used for this channel	0b00: Current channel priority is used 0b01: Increase current channel priority 0b10: Decrease current channel priority 0b11: Reset to channel PRIO_VAL[1:0] setting

TX1 (0x55)

BIT	7	6	5	4	3	2	1	0
Field	BW_MULT[1:0]		BW_VAL[5:0]					
Reset	0b10		0b110000					
Access Type	Write, Read		Write, Read					
	-		-					

BITFIELD	BITS	DESCRIPTION	DECODE
BW_MULT	7:6	Channel bandwidth-allocation multiplication factor	0b00: Multiply BW_VAL by 1 0b01: Multiply BW_VAL by 4 0b10: Multiply BW_VAL by 16 0b11: Multiply BW_VAL by 16
BW_VAL	5:0	Channel bandwidth-allocation base Fair bandwidth use ratio = BW_VAL x BW_MULT/10 as a percentage of total link bandwidth.	0bXXXXXX: Channel base-bandwidth value

TX3 (0x57)

BIT	7	6	5	4	3	2	1	0
Field	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	–	TX_STR_SEL[1:0]	
Reset	–	–	0b0	0b1	–	–	0b01	
Access Type	–	–	Write, Read	Write, Read	–	–	Write, Read	
	–	–	-	-	–	–	-	

Maxim Confidential
Release to DFM under NDA
Maxim Integrated Proprietary
Provided to CMI Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
TX_SPLT_MASK_B	5	In splitter mode: When 0, packets from this port are NOT transmitted from Port B, otherwise packets are transmitted from Port B.	0b0: Packets are not transmitted over GMSLB in splitter mode 0b1: Packets are transmitted over GMSLB in splitter mode
TX_SPLT_MASK_A	4	In splitter mode: When 0, packets from this port are NOT transmitted from Port A, otherwise packets are transmitted from Port A.	0b0: Packets are not transmitted over GMSLA in splitter mode 0b1: Packets are transmitted over GMSLA in splitter mode
TX_STR_SEL	1:0	Stream ID used in packets transmitted from this channel	0bXX: Stream ID for packets from this channel

TX0 (0x58)

BIT	7	6	5	4	3	2	1	0
Field	TX_CRC_EN	–	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
Reset	0b0	–	–	–	0b00		0b00	
Access Type	Write, Read	–	–	–	Write, Read		Write, Read	
	-	–	–	–	-		-	

BITFIELD	BITS	DESCRIPTION	DECODE
TX_CRC_EN	7	Enables Transmit CRC	0b0: Transmit CRC disabled 0b1: Transmit CRC enabled
PRIO_VAL	3:2	Sets the priority for this channel's packet requests	0b00: Low priority 0b01: Normal priority 0b10: High priority 0b11: Urgent priority
PRIO_CFG	1:0	Adjusts the priority used for this channel	0b00: Current channel priority is used 0b01: Increase current channel priority 0b10: Decrease current channel priority 0b11: Reset to channel PRIO_VAL[1:0] setting

TX1 (0x59)

BIT	7	6	5	4	3	2	1	0
Field	BW_MULT[1:0]		BW_VAL[5:0]					
Reset	0b10		0b110000					
Access Type	Write, Read		Write, Read					
	-		-					

BITFIELD	BITS	DESCRIPTION	DECODE
BW_MULT	7:6	Channel bandwidth-allocation multiplication factor	0b00: Multiply BW_VAL by 1 0b01: Multiply BW_VAL by 4 0b10: Multiply BW_VAL by 16 0b11: Multiply BW_VAL by 16
BW_VAL	5:0	Channel bandwidth-allocation base Fair bandwidth use ratio = BW_VAL x BW_MULT/10 as a percentage of total link bandwidth.	0bXXXXXX: Channel base-bandwidth value

Maxim Confidential
Release to DEMO Under NDA
Maxim Release Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

TX3 (0x5B)

BIT	7	6	5	4	3	2	1	0
Field	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	–	TX_STR_SEL[1:0]	
Reset	–	–	0b0	0b1	–	–	0b10	
Access Type	–	–	Write, Read	Write, Read	–	–	Write, Read	
	–	–	-	-	–	–	-	

BITFIELD	BITS	DESCRIPTION	DECODE
TX_SPLT_MASK_B	5	In splitter mode: When 0, packets from this port are NOT transmitted from Port B, otherwise packets are transmitted from Port B.	0b0: Packets are not transmitted over GMSLB in splitter mode 0b1: Packets are transmitted over GMSLB in splitter mode
TX_SPLT_MASK_A	4	In splitter mode: When 0, packets from this port are NOT transmitted from Port A, otherwise packets are transmitted from Port A.	0b0: Packets are not transmitted over GMSLA in splitter mode 0b1: Packets are transmitted over GMSLA in splitter mode
TX_STR_SEL	1:0	Stream ID used in packets transmitted from this channel.	0bXX: Stream ID for packets from this channel

TX0 (0x5C)

BIT	7	6	5	4	3	2	1	0
Field	TX_CRC_EN	–	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
Reset	0b0	–	–	–	0b00		0b00	
Access Type	Write, Read	–	–	–	Write, Read		Write, Read	
	-	–	–	–	-		-	

BITFIELD	BITS	DESCRIPTION	DECODE
TX_CRC_EN	7	Enables Transmit CRC	0b0: Transmit CRC disabled 0b1: Transmit CRC enabled
PRIO_VAL	3:2	Sets the priority for this channel's packet requests	0b00: Low priority 0b01: Normal priority 0b10: High priority 0b11: Urgent priority
PRIO_CFG	1:0	Adjusts the priority used for this channel	0b00: Current channel priority is used 0b01: Increase current channel priority 0b10: Decrease current channel priority 0b11: Reset to channel PRIO_VAL[1:0] setting

TX1 (0x5D)

BIT	7	6	5	4	3	2	1	0
Field	BW_MULT[1:0]		BW_VAL[5:0]					
Reset	0b10		0b110000					
Access Type	Write, Read		Write, Read					
	-		-					

Maxim Confidential
Release to DFMC Under NDA
Maxim Integrated Proprietary
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
BW_MULT	7:6	Channel bandwidth-allocation multiplication factor	0b00: Multiply BW_VAL by 1 0b01: Multiply BW_VAL by 4 0b10: Multiply BW_VAL by 16 0b11: Multiply BW_VAL by 16
BW_VAL	5:0	Channel bandwidth-allocation base Fair bandwidth use ratio = BW_VAL x BW_MULT/10 as a percentage of total link bandwidth.	0bXXXXXX: Channel base-bandwidth value

TX3 (0x5F)

BIT	7	6	5	4	3	2	1	0
Field	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	–	TX_STR_SEL[1:0]	
Reset	–	–	0b0	0b1	–	–	0b11	
Access Type	–	–	Write, Read	Write, Read	–	–	Write, Read	
	–	–	-	-	–	–	-	

BITFIELD	BITS	DESCRIPTION	DECODE
TX_SPLT_MASK_B	5	In splitter mode: When 0, packets from this port are NOT transmitted from Port B, otherwise packets are transmitted from Port B.	0b0: Packets are not transmitted over GMSLB in splitter mode 0b1: Packets are transmitted over GMSLB in splitter mode
TX_SPLT_MASK_A	4	In splitter mode: When 0, packets from this port are NOT transmitted from Port A, otherwise packets are transmitted from Port A.	0b0: Packets are not transmitted over GMSLA in splitter mode 0b1: Packets are transmitted over GMSLA in splitter mode
TX_STR_SEL	1:0	Stream ID used in packets transmitted from this channel.	0bXX: Stream ID for packets from this channel

TR0 (0x68)

BIT	7	6	5	4	3	2	1	0
Field	TX_CRC_EN	RX_CRC_EN	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
Reset	0b1	0b1	–	–	0b00		0b00	
Access Type	Write, Read	Write, Read	–	–	Write, Read		Write, Read	
	-	-	–	–	-		-	

BITFIELD	BITS	DESCRIPTION	DECODE
TX_CRC_EN	7	When set, calculates and appends CRC to each packet transmitted from this port.	0b0: Transmit CRC disabled 0b1: Transmit CRC enabled
RX_CRC_EN	6	When set, indicates that packets received at this port have appended CRC and CRC checking should be performed at each packet.	0b0: Receive CRC disabled 0b1: Receive CRC enabled

Maxim Confidential
Release to OEM Under NDA
Maxim Confidential
Provided to China Dedicated T Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
PRIO_VAL	3:2	Sets the priority for this channel's packet requests	0b00: Low priority 0b01: Normal priority 0b10: High priority 0b11: Urgent priority
PRIO_CFG	1:0	Adjusts the priority used for this channel	0b00: Current channel priority is used 0b01: Increase current channel priority 0b10: Decrease current channel priority 0b11: Reset to channel PRIO_VAL[1:0] setting

TR1 (0x69)

BIT	7	6	5	4	3	2	1	0
Field	BW_MULT[1:0]		BW_VAL[5:0]					
Reset	0b10		0b110000					
Access Type	Write, Read		Write, Read					
	-		-					

BITFIELD	BITS	DESCRIPTION	DECODE
BW_MULT	7:6	Channel bandwidth-allocation multiplication factor	0b00: Multiply BW_VAL by 1 0b01: Multiply BW_VAL by 4 0b10: Multiply BW_VAL by 16 0b11: Multiply BW_VAL by 16
BW_VAL	5:0	Channel bandwidth-allocation base Fair bandwidth use ratio = BW_VAL x BW_MULT/10 as a percentage of total link bandwidth.	0bXXXXXX: Channel base-bandwidth value

TR3 (0x6B)

BIT	7	6	5	4	3	2	1	0
Field	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	TX_SRC_ID[2:0]		
Reset	–	–	0b0	0b1	–	0b000		
Access Type	–	–	Write, Read	Write, Read	–	Write, Read		
	–	–	-	-	–	-		

BITFIELD	BITS	DESCRIPTION	DECODE
TX_SPLT_MASK_B	5	In splitter mode: When 0, packets from this port are NOT transmitted from Port B, otherwise packets are transmitted from Port B.	0b0: Packets are not transmitted over GMSLB in splitter mode 0b1: Packets are transmitted over GMSLB in splitter mode
TX_SPLT_MASK_A	4	In splitter mode: When 0, packets from this port are NOT transmitted from Port A, otherwise packets are transmitted from Port A.	0b0: Packets are not transmitted over GMSLA in splitter mode 0b1: Packets are transmitted over GMSLA in splitter mode

Maxim Confidential
Release to EMC Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Only NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
TX_SRC_ID	2:0	Source identifier used in packets transmitted from this channel. Default value of the 2 MSBs is set by ADD2 and ADD1. Default value of the LSB is 0.	0bXXX: Source ID for packets from this channel

TR4 (0x6C)

BIT	7	6	5	4	3	2	1	0
Field	RX_SRC_SEL[7:0]							
Reset	0x55							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
RX_SRC_SEL	7:0	Receive packets from selected sources Each bit indicates whether packets with that source ID should be received or not. For example, when SRC_SEL = 00001001, then packets with source ID equal to 0 and 3 will be received.	0x00: No packets received 0x01: Packets from source ID 0 received 0x02: Packets from source ID 1 received 0x03: Packets from source ID 0 and 1 received 0x04: Packets from source ID 2 received ... ... 0xFF: Packets from all source IDs received

ARQ0 (0x6D)

BIT	7	6	5	4	3	2	1	0
Field	ARQ_AUTO_CFG	ACK_CNT	MATCH_SRC_ID	ACK_SRC_ID	ARQ_EN	DIS_DBL_ACK_RETX	–	–
Reset	0b1	0b0	0b0	0b1	0b1	0x0	–	–
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	–	–
	-	-	-	-	-	-	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
ARQ_AUTO_CFG	7	When set to 1, ARQ settings are automatically selected based on splitter mode.	0b0: ARQ settings are based on selections in ACK_SRC_ID and MATCH_SRC_ID bitfields 0b1: ARQ settings are automatically selected
ACK_CNT	6	When ARQ_AUTO_CFG = 0, selects whether to wait for one acknowledge or two acknowledges for each transmitted data packet.	0b0: Wait for one acknowledge 0b1: Wait for two acknowledges
MATCH_SRC_ID	5	Acknowledge packet source ID checking method	0b0: All received acknowledge packets are accepted 0b1: Acknowledge packet is accepted if SRC_ID of the received acknowledge packet matches TX_SRC_ID bitfield
ACK_SRC_ID	4	Select what to use as SRC_ID in transmitted acknowledge packets.	0b0: Use SRC_ID of the received data packet 0b1: Use TX_SRC_ID bitfield
ARQ_EN	3	Enables ARQ	0b0: ARQ disabled 0b1: ARQ enabled

Maxim Confidential
Release to Demo under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
DIS_DBL_ACK_RETX	2	Disables retransmission due to receiving the same acknowledge twice.	0b0: Enabled 0b1: Disabled

ARQ1 (0x6E)

BIT	7	6	5	4	3	2	1	0
Field	–	MAX_RT[2:0]			–	–	MAX_RT_ERR_OEN	RT_CNT_OEN
Reset	–	0b111			–	–	0b1	0b0
Access Type	–	Write, Read			–	–	Write, Read	Write, Read
	–	-			–	–	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT	6:4	Maximum Retransmit Limit ARQ stops retransmitting after this many attempts for a single packet.	0bXXX: Maximum retransmit limit
MAX_RT_ERR_OEN	1	Enables reporting of ARQ maximum retransmission limit errors (MAX_RT_ERR) for this channel at ERRB pin.	0b0: ARQ maximum retransmit limit errors reporting at ERRB pin disabled 0b1: ARQ maximum retransmit limit errors reporting at ERRB pin enabled
RT_CNT_OEN	0	Enables reporting of ARQ retransmission event for this channel at ERRB pin. When enabled, ERRB is asserted when RT_CNT of this channel is greater than 0.	0b0: ARQ retransmission count reporting at ERRB pin disabled 0b1: ARQ retransmission count reporting at ERRB pin enabled

ARQ2 (0x6F)

BIT	7	6	5	4	3	2	1	0
Field	MAX_RT_ERR	RT_CNT[6:0]						
Reset	0b0	0b0000000						
Access Type	Read Clears All	Read Clears All						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT_ERR	7	Indicates maximum retransmit limit (MAX_RT) reached for one packet in this channel.	0b0: Maximum retransmission limit not reached 0b1: Maximum retransmission limit reached
RT_CNT	6:0	Total retransmission count in this channel	0bXXXXXXX: Count of retransmissions for this channel

Maxim Confidential
Release to EMC under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Only, NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

TR0 (0x70)

BIT	7	6	5	4	3	2	1	0
Field	TX_CRC_EN	RX_CRC_EN	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
Reset	0b1	0b1	–	–	0b00		0b00	
Access Type	Write, Read	Write, Read	–	–	Write, Read		Write, Read	
	-	-	–	–	-		-	

BITFIELD	BITS	DESCRIPTION	DECODE
TX_CRC_EN	7	When set, calculatess and appends CRC to each packet transmitted from this port.	0b0: Transmit CRC disabled 0b1: Transmit CRC enabled
RX_CRC_EN	6	When set, indicates that packets received at this port have appended CRC and CRC checking should be performed at each packet.	0b0: Receive CRC disabled 0b1: Receive CRC enabled
PRIO_VAL	3:2	Sets the priority for this channel's packet requests	0b00: Low priority 0b01: Normal priority 0b10: High priority 0b11: Urgent priority
PRIO_CFG	1:0	Adjusts the priority used for this channel	0b00: Current channel priority is used 0b01: Increase current channel priority 0b10: Decrease current channel priority 0b11: Reset to channel PRIO_VAL[1:0] setting

TR1 (0x71)

BIT	7	6	5	4	3	2	1	0
Field	BW_MULT[1:0]		BW_VAL[5:0]					
Reset	0b10		0b110000					
Access Type	Write, Read		Write, Read					
	-		-					

BITFIELD	BITS	DESCRIPTION	DECODE
BW_MULT	7:6	Channel bandwidth-allocation multiplication factor	0b00: Multiply BW_VAL by 1 0b01: Multiply BW_VAL by 4 0b10: Multiply BW_VAL by 16 0b11: Multiply BW_VAL by 16
BW_VAL	5:0	Channel bandwidth-allocation base Fair bandwidth use ratio = BW_VAL x BW_MULT/10 as a percentage of total link bandwidth.	0bXXXXXX: Channel base-bandwidth value

Maxim Confidential
Release to Maxim Integrated Company
Provided to China Dedicated FAE Under NDA
DEMO Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

TR3 (0x73)

BIT	7	6	5	4	3	2	1	0
Field	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	TX_SRC_ID[2:0]		
Reset	–	–	0b0	0b1	–	0b000		
Access Type	–	–	Write, Read	Write, Read	–	Write, Read		
	–	–	-	-	–	-		

BITFIELD	BITS	DESCRIPTION	DECODE
TX_SPLT_MASK_B	5	In splitter mode: When 0, packets from this port are NOT transmitted from Port B, otherwise packets are transmitted from Port B.	0b0: Packets are not transmitted over GMSLB in splitter mode 0b1: Packets are transmitted over GMSLB in splitter mode
TX_SPLT_MASK_A	4	In splitter mode: When 0, packets from this port are NOT transmitted from Port A, otherwise packets are transmitted from Port A.	0b0: Packets are not transmitted over GMSLA in splitter mode 0b1: Packets are transmitted over GMSLA in splitter mode
TX_SRC_ID	2:0	Source identifier used in packets transmitted from this channel. Default value of the 2 MSBs is set by ADD2 and ADD1. Default value of the LSB is 0.	0bXXX: Source ID for packets from this channel

TR4 (0x74)

BIT	7	6	5	4	3	2	1	0
Field	RX_SRC_SEL[7:0]							
Reset	0xAA							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
RX_SRC_SEL	7:0	Receive packets from selected sources Each bit indicates whether packets with that source ID should be received or not. For example, when SRC_SEL = 00001001, then packets with source ID equal to 0 and 3 will be received.	0x00: No packets received 0x01: Packets from source ID 0 received 0x02: Packets from source ID 1 received 0x03: Packets from source ID 0 and 1 received 0x04: Packets from source ID 2 received ... ... 0xFF: Packets from all source IDs received

ARQ0 (0x75)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	ARQ_EN	DIS_DBL_ACK_RETX	–	–
Reset	–	–	–	–	0b1	0x0	–	–
Access Type	–	–	–	–	Write, Read	Write, Read	–	–
	–	–	–	–	-	-	–	–

Maxim Confidential
Release to OEM Under NDA
Maxim Integrated Proprietary
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ARQ_EN	3	Enable ARQ	0b0: ARQ disabled 0b1: ARQ enabled
DIS_DBL_ACK_RETX	2	Disables retransmission due to receiving same acknowledge twice.	0b0: Enabled 0b1: Disabled

ARQ1 (0x76)

BIT	7	6	5	4	3	2	1	0
Field	–	MAX_RT[2:0]			–	–	MAX_RT_ERR_OEN	RT_CNT_OEN
Reset	–	0b111			–	–	0b1	0b0
Access Type	–	Write, Read			–	–	Write, Read	Write, Read
	–	-			–	–	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT	6:4	Maximum Retransmit Limit ARQ stops retransmitting after this many attempts for a single packet.	0bXXX: Maximum retransmit limit
MAX_RT_ERR_OEN	1	Enables reporting of ARQ maximum retransmission limit errors (MAX_RT_ERR - 0x616) for this channel at ERRB pin.	0b0: ARQ maximum retransmit limit errors reporting at ERRB pin disabled 0b1: ARQ maximum retransmit limit errors reporting at ERRB pin enabled
RT_CNT_OEN	0	Enables reporting of ARQ retransmission event for this channel at ERRB pin. When enabled, ERRB is asserted when RT_CNT of this channel is greater than 0.	0b0: ARQ retransmission count reporting at ERRB pin disabled 0b1: ARQ retransmission count reporting at ERRB pin enabled

ARQ2 (0x77)

BIT	7	6	5	4	3	2	1	0
Field	MAX_RT_ERR	RT_CNT[6:0]						
Reset	0b0	0b0000000						
Access Type	Read Clears All	Read Clears All						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT_ERR	7	Indicates maximum retransmit limit (MAX_RT) reached for one packet in this channel.	0b0: Maximum retransmission limit not reached 0b1: Maximum retransmission limit reached
RT_CNT	6:0	Total retransmission count in this channel	0xXX: Count of retransmissions for this channel

Maxim Confidential
Maxim Internal Release to DFMC under NDA
Provided to China Dedicated FAE Only, Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

TR0 (0x78)

BIT	7	6	5	4	3	2	1	0
Field	TX_CRC_EN	RX_CRC_EN	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
Reset	0b1	0b1	–	–	0b00		0b00	
Access Type	Write, Read	Write, Read	–	–	Write, Read		Write, Read	
	-	-	–	–	-		-	

BITFIELD	BITS	DESCRIPTION	DECODE
TX_CRC_EN	7	When set, calculates and appends CRC to each packet transmitted from this port.	0b0: Transmit CRC disabled 0b1: Transmit CRC enabled
RX_CRC_EN	6	When set, indicates that packets received at this port have appended CRC and CRC checking should be performed at each packet.	0b0: Receive CRC disabled 0b1: Receive CRC enabled
PRIO_VAL	3:2	Sets the priority for this channel's packet requests	0b00: Low priority 0b01: Normal priority 0b10: High priority 0b11: Urgent priority
PRIO_CFG	1:0	Adjusts the priority used for this channel	0b00: Current channel priority is used 0b01: Increase current channel priority 0b10: Decrease current channel priority 0b11: Reset to channel PRIO_VAL[1:0] setting

TR1 (0x79)

BIT	7	6	5	4	3	2	1	0
Field	BW_MULT[1:0]		BW_VAL[5:0]					
Reset	0b10		0b110000					
Access Type	Write, Read		Write, Read					
	-		-					

BITFIELD	BITS	DESCRIPTION	DECODE
BW_MULT	7:6	Channel bandwidth-allocation multiplication factor	0b00: Multiply BW_VAL by 1 0b01: Multiply BW_VAL by 4 0b10: Multiply BW_VAL by 16 0b11: Multiply BW_VAL by 16
BW_VAL	5:0	Channel bandwidth-allocation base Fair bandwidth use ratio = BW_VAL x BW_MULT/10 as a percentage of total link bandwidth.	0bXXXXXX: Channel base-bandwidth value

Maxim Confidential
Release to Maxim Integrated Company Dedicated FAE Under NDA
Maxim Integrated Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

TR3 (0x7B)

BIT	7	6	5	4	3	2	1	0
Field	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	TX_SRC_ID[2:0]		
Reset	–	–	0b1	0b1	–	0b000		
Access Type	–	–	Write, Read	Write, Read	–	Write, Read		
	–	–	-	-	–	-		

BITFIELD	BITS	DESCRIPTION	DECODE
TX_SPLT_MASK_B	5	In splitter mode: When 0, packets from this port are NOT transmitted from Port B, otherwise packets are transmitted from Port B.	0b0: Packets are not transmitted over GMSLB in splitter mode 0b1: Packets are transmitted over GMSLB in splitter mode
TX_SPLT_MASK_A	4	In splitter mode: When 0, packets from this port are NOT transmitted from Port A, otherwise packets are transmitted from Port A.	0b0: Packets are not transmitted over GMSLA in splitter mode 0b1: Packets are transmitted over GMSLA in splitter mode
TX_SRC_ID	2:0	Source identifier used in packets transmitted from this channel. Default value of the 2 MSBs is set by ADD2 and ADD1. Default value of the LSB is 0.	0bXXX: Source ID for packets from this channel

TR4 (0x7C)

BIT	7	6	5	4	3	2	1	0
Field	RX_SRC_SEL[7:0]							
Reset	0xFF							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
RX_SRC_SEL	7:0	Receive packets from selected sources Each bit indicates whether packets with that source ID should be received or not. For example, when SRC_SEL = 00001001, then packets with source ID equal to 0 and 3 will be received.	0x00: No packets received 0x01: Packets from source ID 0 received 0x02: Packets from source ID 1 received 0x03: Packets from source ID 0 and 1 received 0x04: Packets from source ID 2 received ... ... 0xFF: Packets from all source IDs received

TR0 (0x80, 0x90, 0x98, 0xA0, 0xA8)

BIT	7	6	5	4	3	2	1	0
Field	TX_CRC_EN	RX_CRC_EN	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
Reset	0b1	0b1	–	–	0b00		0b00	
Access Type	Write, Read	Write, Read	–	–	Write, Read		Write, Read	
	-	-	–	–	-		-	

Maxim Confidential
Release to OEM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated EAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
TX_CRC_EN	7	When set, calculates and appends CRC to each packet transmitted from this port.	0b0: Transmit CRC disabled 0b1: Transmit CRC enabled
RX_CRC_EN	6	When set, indicates that packets received at this port have appended CRC and CRC checking should be performed at each packet.	0b0: Receive CRC disabled 0b1: Receive CRC enabled
PRIO_VAL	3:2	Sets the priority for this channel's packet requests	0b00: Low priority 0b01: Normal priority 0b10: High priority 0b11: Urgent priority
PRIO_CFG	1:0	Adjusts the priority used for this channel	0b00: Current channel priority is used 0b01: Increase current channel priority 0b10: Decrease current channel priority 0b11: Reset to channel PRIO_VAL[1:0] setting

TR1 (0x81, 0x91, 0x99, 0xA1, 0xA9)

BIT	7	6	5	4	3	2	1	0
Field	BW_MULT[1:0]		BW_VAL[5:0]					
Reset	0b10		0b110000					
Access Type	Write, Read		Write, Read					
	-		-					

BITFIELD	BITS	DESCRIPTION	DECODE
BW_MULT	7:6	Channel bandwidth-allocation multiplication factor	0b00: Multiply BW_VAL by 1 0b01: Multiply BW_VAL by 4 0b10: Multiply BW_VAL by 16 0b11: Multiply BW_VAL by 16
BW_VAL	5:0	Channel bandwidth-allocation base Fair bandwidth use ratio = BW_VAL x BW_MULT/10 as a percentage of total link bandwidth.	0bXXXXXX: Channel base-bandwidth value

TR3 (0x83, 0x93, 0x9B, 0xA3, 0xAB)

BIT	7	6	5	4	3	2	1	0
Field	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	TX_SRC_ID[2:0]		
Reset	–	–	0b1	0b1	–	0b000		
Access Type	–	–	Write, Read	Write, Read	–	Write, Read		
	–	–	-	-	–	-		

BITFIELD	BITS	DESCRIPTION	DECODE
TX_SPLT_MASK_B	5	In splitter mode: When 0, packets from this port are NOT transmitted from Port B, otherwise packets are transmitted from Port B.	0b0: Packets are not transmitted over GMSLB in splitter mode 0b1: Packets are transmitted over GMSLB in splitter mode

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
TX_SPLT_MASK_A	4	In splitter mode: When 0, packets from this port are NOT transmitted from Port A, otherwise packets are transmitted from Port A.	0b0: Packets are not transmitted over GMSLA in splitter mode 0b1: Packets are transmitted over GMSLA in splitter mode
TX_SRC_ID	2:0	Source identifier used in packets transmitted from this channel. Default value of the 2 MSBs is set by ADD2 and ADD1. Default value of the LSB is 0.	0bXXX: Source ID for packets from this channel

TR4 (0x84, 0x94, 0x9C, 0xA4, 0xAC)

BIT	7	6	5	4	3	2	1	0
Field	RX_SRC_SEL[7:0]							
Reset	0xFF							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
RX_SRC_SEL	7:0	Receive packets from selected sources Each bit indicates whether packets with that source ID should be received or not. For example, when SRC_SEL = 00001001, then packets with source ID equal to 0 and 3 will be received.	0x00: No packets received 0x01: Packets from source ID 0 received 0x02: Packets from source ID 1 received 0x03: Packets from source ID 0 and 1 received 0x04: Packets from source ID 2 received ... ... 0xFF: Packets from all source IDs received

ARQ0 (0x85, 0x95, 0x9D, 0xA5, 0xAD)

BIT	7	6	5	4	3	2	1	0
Field	ARQ_AUTO_CFG	ACK_CNT	MATCH_SRC_ID	ACK_SRC_ID	ARQ_EN	DIS_DBL_ACK_RETX	–	–
Reset	0b1	0b0	0b0	0b1	0b1	0x0	–	–
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	–	–
	-	-	-	-	-	-	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
ARQ_AUTO_CFG	7	When set to 1, ARQ settings are automatically selected based on splitter mode.	0b0: ARQ settings are selected based on selections in ACK_SRC_ID and MATCH_SRC_ID bitfields 0b1: ARQ settings are based on internal values
ACK_CNT	6	When ARQ_AUTO_CFG (0x6D) = 0, selects whether to wait for one acknowledge or two acknowledges for each transmitted data packet.	0b0: Wait for one acknowledge 0b1: Wait for two acknowledges
MATCH_SRC_ID	5	Acknowledges packet source ID checking method	0b0: All received acknowledge packets are accepted 0b1: Acknowledge packet is accepted if SRC_ID of the received acknowledge packet matches TX_SRC_ID register

Maxim Confidential
Release to Be Under NDA
Maxim Registered
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ACK_SRC_ID	4	Selects what to use as SRC_ID in transmitted acknowledge packets.	0b0: Use SRC_ID of the received data packet 0b1: Use TX_SRC_ID bitfield
ARQ_EN	3	Enables ARQ	0b0: ARQ disabled 0b1: ARQ enabled
DIS_DBL_ACK_RETX	2	Disables retransmission due to receiving same acknowledge twice.	0b0: Enabled 0b1: Disabled

ARQ1 (0x86, 0x96, 0x9E, 0xA6, 0xAE)

BIT	7	6	5	4	3	2	1	0
Field	–	MAX_RT[2:0]			–	–	MAX_RT_ERR_OEN	RT_CNT_OEN
Reset	–	0b111			–	–	0b1	0b0
Access Type	–	Write, Read			–	–	Write, Read	Write, Read
	–	-			–	–	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT	6:4	Maximum Retransmit Limit ARQ stops retransmitting after this many attempts for a single packet.	0bXXX: Maximum retransmit limit
MAX_RT_ERR_OEN	1	Enables reporting of ARQ maximum retransmission limit errors (MAX_RT_ERR) for this channel at ERRB pin.	0b0: ARQ maximum retransmit limit errors reporting at ERRB pin disabled 0b1: ARQ maximum retransmit limit errors reporting at ERRB pin enabled
RT_CNT_OEN	0	Enables reporting of ARQ retransmission event for this channel at ERRB pin. When enabled, ERRB is asserted when RT_CNT of this channel is greater than 0.	0b0: ARQ retransmission count reporting at ERRB pin disabled 0b1: ARQ retransmission count reporting at ERRB pin enabled

ARQ2 (0x87, 0x97, 0x9F, 0xA7, 0xAF)

BIT	7	6	5	4	3	2	1	0
Field	MAX_RT_ERR	RT_CNT[6:0]						
Reset	0b0	0b0000000						
Access Type	Read Clears All	Read Clears All						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT_ERR	7	Indicates maximum retransmit limit (MAX_RT) reached for one packet in this channel.	0b0: Maximum retransmission limit not reached 0b1: Maximum retransmission limit reached
RT_CNT	6:0	Total retransmission count in this channel	0xXX: Count of retransmissions for this channel

Maxim Confidential Release Under NDA
Provided to China Dedicated FAE Only Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

TR0 (0x88)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	PRIO_VAL[1:0]		PRIO_CFG[1:0]	
Reset	–	–	–	–	0b00		0b00	
Access Type	–	–	–	–	Write, Read		Write, Read	
	–	–	–	–	-		-	

BITFIELD	BITS	DESCRIPTION	DECODE
PRIO_VAL	3:2	Sets the priority for this channel's packet requests	0b00: Low priority 0b01: Normal priority 0b10: High priority 0b11: Urgent priority
PRIO_CFG	1:0	Adjusts the priority used for this channel	0b00: Current channel priority is used 0b01: Increase current channel priority 0b10: Decrease current channel priority 0b11: Reset to channel PRIO_VAL[1:0] setting

TR1 (0x89)

BIT	7	6	5	4	3	2	1	0
Field	BW_MULT[1:0]		BW_VAL[5:0]					
Reset	0b10		0b110000					
Access Type	Write, Read		Write, Read					
	-		-					

BITFIELD	BITS	DESCRIPTION	DECODE
BW_MULT	7:6	Channel bandwidth-allocation multiplication factor	0b00: Multiply BW_VAL by 1 0b01: Multiply BW_VAL by 4 0b10: Multiply BW_VAL by 16 0b11: Multiply BW_VAL by 16
BW_VAL	5:0	Channel bandwidth-allocation base Fair bandwidth use ratio = BW_VAL x BW_MULT/10 as a percentage of total link bandwidth.	0bXXXXXX: Channel base-bandwidth value

TR3 (0x8B)

BIT	7	6	5	4	3	2	1	0
Field	–	–	TX_SPLT_MASK_B	TX_SPLT_MASK_A	–	TX_SRC_ID[2:0]		
Reset	–	–	0b1	0b1	–	0b000		
Access Type	–	–	Write, Read	Write, Read	–	Write, Read		
	–	–	-	-	–	-		

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
TX_SPLT_MASK_B	5	In splitter mode: When 0, packets from this port are NOT transmitted from Port B, otherwise packets are transmitted from Port B.	0b0: Packets are not transmitted over GMSLB in splitter mode 0b1: Packets are transmitted over GMSLB in splitter mode
TX_SPLT_MASK_A	4	In splitter mode: When 0, packets from this port are NOT transmitted from Port A, otherwise packets are transmitted from Port A.	0b0: Packets are not transmitted over GMSLA in splitter mode 0b1: Packets are transmitted over GMSLA in splitter mode
TX_SRC_ID	2:0	Source identifier used in packets transmitted from this channel. Default value of the 2 MSBs is set by ADD2 and ADD1. Default value of the LSB is 0.	0bXXX: Source ID for packets from this channel

TR4 (0x8C)

BIT	7	6	5	4	3	2	1	0
Field	RX_SRC_SEL[7:0]							
Reset	0xFF							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
RX_SRC_SEL	7:0	Receive packets from selected sources Each bit indicates whether packets with that source ID should be received or not. For example, when SRC_SEL = 00001001, then packets with source ID equal to 0 and 3 will be received.	0x00: No packets received 0x01: Packets from source ID 0 received 0x02: Packets from source ID 1 received 0x03: Packets from source ID 0 and 1 received 0x04: Packets from source ID 2 received ... ... 0xFF: Packets from all source IDs received

ARQ0 (0x8D)

BIT	7	6	5	4	3	2	1	0
Field	ARQ_AUTO_CFG	ACK_CNT	MATCH_SRC_ID	ACK_SRC_ID	ARQ_EN	DIS_DBL_ACK_RETX	–	–
Reset	0b1	0b0	0b0	0b1	0b1	0x0	–	–
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	–	–
	-	-	-	-	-	-	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
ARQ_AUTO_CFG	7	When set 1, ARQ settings are automatically selected based on splitter mode.	0b0: ARQ settings are selected based on selections in ACK_SRC_ID and MATCH_SRC_ID bitfields 0b1: ARQ settings are based on internal values
ACK_CNT	6	When ARQ_AUTO_CFG (0x6D) = 0, selects whether to wait for one acknowledge or two acknowledges for each transmitted data packet.	0b0: Wait for one acknowledge 0b1: Wait for two acknowledges

Maxim Confidential
Maxim Release Only for Mindtu Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
MATCH_SRC_ID	5	Acknowledges packet source ID checking method	0b0: All received acknowledge packets are accepted 0b1: Acknowledge packet is accepted if SRC_ID of the received acknowledge packet matches TX_SRC_ID bitfield
ACK_SRC_ID	4	Selects what to use as SRC_ID in transmitted acknowledge packets.	0b0: Use SRC_ID of the received data packet 0b1: Use TX_SRC_ID bitfield
ARQ_EN	3	Enables ARQ	0b0: ARQ disabled 0b1: ARQ enabled
DIS_DBL_ACK_RETX	2	Disables retransmission due to receiving same acknowledge twice	0b0: Enabled 0b1: Disabled

ARQ1 (0x8E)

BIT	7	6	5	4	3	2	1	0
Field	–	MAX_RT[2:0]			–	–	MAX_RT_ERR_OEN	RT_CNT_OEN
Reset	–	0b111			–	–	0b1	0b0
Access Type	–	Write, Read			–	–	Write, Read	Write, Read
	–	-			–	–	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT	6:4	Maximum Retransmit Limit ARQ stops retransmitting after this many attempts for a single packet.	0bXXX: Maximum retransmit limit
MAX_RT_ERR_OEN	1	Enables reporting of ARQ maximum retransmission limit errors (MAX_RT_ERR - 0x6E) for this channel at ERRB pin.	0b0: ARQ maximum retransmit limit errors reporting at ERRB pin disabled 0b1: ARQ maximum retransmit limit errors reporting at ERRB pin enabled
RT_CNT_OEN	0	Enables reporting of ARQ retransmission event for this channel at ERRB pin. When enabled, ERRB is asserted when RT_CNT of this channel is greater than 0.	0b0: ARQ retransmission count reporting at ERRB pin disabled 0b1: ARQ retransmission count reporting at ERRB pin enabled

ARQ2 (0x8F)

BIT	7	6	5	4	3	2	1	0
Field	MAX_RT_ERR	RT_CNT[6:0]						
Reset	0b0	0b0000000						
Access Type	Read Clears All	Read Clears All						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT_ERR	7	Indicates maximum retransmit limit (MAX_RT - 0x6F) reached for one packet in this channel.	0b0: Maximum retransmission limit not reached 0b1: Maximum retransmission limit reached

Maxim Confidential
Maxim Release to EMC Under NDA
Provided to China Branch FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
RT_CNT	6:0	Total retransmission count in this channel	0xXX: Count of retransmissions for this channel

VIDEO_TX0 (0x100, 0x108, 0x110, 0x118)

BIT	7	6	5	4	3	2	1	0
Field	LINE_CRC_SEL	LINE_CRC_EN	ENC_MODE[1:0]		AUTO_BPP	–	–	–
Reset	0b0	0b1	0b10		0b1	–	–	–
Access Type	Write, Read	Write, Read	Write, Read		Write, Read	–	–	–
	-	-	-		-	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
LINE_CRC_SEL	7	Selects whether line CRC checksum is generated with DE or HS	0b0: Use DE for line CRC 0b1: Use HS for line CRC
LINE_CRC_EN	6	Enables Line CRC Generates a CRC code for the video line and sends it to the receiver side for comparison.	0b0: Line CRC disabled 0b1: Line CRC enabled
ENC_MODE	5:4	HS, VS, and DE encoding mode	0b00: HS, VS, and DE encoding off 0b01: HS, VS, and DE encoding on, color bits always sent 0b10: HS, VS, and DE encoding on, color bits sent only when DE is high 0b11: HS, VS, and DE encoding on, color bits sent only when HS is high
AUTO_BPP	3	Selects bits per pixel (bpp) source	0b0: Use bpp from BPP bitfield 0b1: Use bpp from MIPI receiver

VIDEO_TX1 (0x101, 0x109, 0x111, 0x119)

BIT	7	6	5	4	3	2	1	0
Field	–	–	BPP[5:0]					
Reset	–	–	0b011000					
Access Type	–	–	Write, Read					
	–	–	-					

BITFIELD	BITS	DESCRIPTION	DECODE
BPP	5:0	Color Bits Per Pixel (bpp) (RGB888 = 24)	0bXXXXXX: Number of bits per pixel

VIDEO_TX2 (0x102, 0x10A, 0x112, 0x11A)

BIT	7	6	5	4	3	2	1	0
Field	PCLKDET	DRIFT_ERR	OVERFLOW	FIFO_WARN	–	LIM_HEART	–	–
Reset	0b0	0b0	0b0	0b0	–	0b0	–	–
Access Type	Read Only	Read Clears All	Read Clears All	Read Clears All	–	Write, Read	–	–
	-	-	-	-	–	-	–	–

Maxim Confidential
Release to OEM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
PCLKDET	7	PCLK Detection	0b0: Video transmit PCLK not detected 0b1: Video transmit PCLK detected
DRIFT_ERR	6	VID_TX PCLK Drift-Error Detection After the video pipeline starts, PCLK cannot drift more than a certain amount without restarting the subsystem.	0b0: Video transmit PCLK drift error not detected 0b1: Video transmit PCLK drift error detected
OVERFLOW	5	VID_TX FIFO Overflow Flag Overflow occurs when video input throughput is too high, or bandwidth-allocation on GMSL2 link for video is not sufficient.	0b0: Video transmit FIFO has not overflowed 0b1: Video transmit FIFO has overflowed
FIFO_WARN	4	VID_TX FIFO is more than half full	0b0: Video transmit FIFO is less than or equal to half full 0b1: Video transmit FIFO is more than half full
LIM_HEART	2	Disables heartbeat during blanking Use with SEQ_MISS_EN and DIS_PKT_DET bitfields in deserializer.	0b0: Heartbeat enabled during blanking 0b1: Hearbeat disabled during blanking

VIDEO_TX6 (0x106, 0x10E, 0x116, 0x11E)

BIT	7	6	5	4	3	2	1	0
Field	–	MASK_VIDEO_DE	–	–	–	–	–	–
Reset	–	0b0	–	–	–	–	–	–
Access Type	–	Write, Read	–	–	–	–	–	–
	–	-	–	–	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
MASK_VIDEO_DE	6	Masks Video with DE	0x0: Do not mask video with DE 0x1: Mask video with DE

AUDIO_TX0 (0x120, 0x130)

BIT	7	6	5	4	3	2	1	0
Field	–	–	I2S_CFG[1:0]		INV_SCK	INV_WS	FORCE_AUD	AUD_SINK_SRC
Reset	–	–	0b11		0b0	0b0	0b0	0b0
Access Type	–	–	Write, Read		Write, Read	Write, Read	Write, Read	Write, Read
	–	–	-		-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
I2S_CFG	5:4	Audio Channel Configuration	0b01: Reserved 0b10: Reserved 0b11: Use local I^2S input pins as audio source
INV_SCK	3	Inverts SCK (when using local I^2S interface)	0b0: Do not invert SCK 0b1: Invert SCK

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
INV_WS	2	Inverts WS (when using local I2S interface) This inverts the edge on which an audio sample frame is defined and captured.	0b0: Low/high WS pulse marks sample 0b1: High/low WS pulse marks sample
FORCE_AUD	1	Forces Audio Data to Zero	0b0: Normal audio data 0b1: Audio data forced to zero
AUD_SINK_SRC	0	Sink-Sourced Mode Enable for Audio Tx (for use on the deserializer side when forward audio clock is the master)	0b0: Transmit audio in normal mode 0b1: Transmit audio in sink-sourced mode

AUDIO_TX1 (0x121, 0x131)

BIT	7	6	5	4	3	2	1	0
Field	AUD_PRIO[1:0]		AUD_STR_TX[1:0]		AUD_DRIFT_DET_EN	AUD_INF_PER	–	–
Reset	0b01		0b00		0b1	0b1	–	–
Access Type	Write, Read		Write, Read		Write, Read	Write, Read	–	–
	-		-		-	-	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
AUD_PRIO	7:6	Audio Priority Scheduler	0b00: Priority 0 (low) 0b01: Priority 1 0b10: Priority 2 0b11: Priority 3
AUD_STR_TX	5:4	Transmit with Audio Stream ID	0b00: Use stream ID 0 0b01: Use stream ID 1 0b10: Use stream ID 2 0b11: Use stream ID 3
AUD_DRIFT_DET_EN	3	Audio-Clock Drift-Detection Enable Resets subsystem on SCK frequency drift and reports it.	0b0: Audio-clock drift-detection disabled 0b1: Audio-clock drift-detection enabled
AUD_INF_PER	2	Audio Periodic Information Frame Transmission Enable	0b0: Audio periodic information frame transmission disabled 0b1: Audio periodic information frame transmission enabled

AUDIO_TX5 (0x125, 0x135)

BIT	7	6	5	4	3	2	1	0
Field	AUD_DRIFT_ERR	AUD_FIFO_WARN	AUD_OVERFLOW	ACLKDET	–	–	–	–
Reset	0b0	0b0	0b0	0b0	–	–	–	–
Access Type	Read Clears All	Read Clears All	Read Clears All	Read Only	–	–	–	–
	-	-	-	-	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
AUD_DRIFT_ERR	7	Audio Clock Frequency Drift Detected	0b0: Audio clock frequency drift not detected 0b1: Audio clock frequency drift detected

Maxim Confidential
Release to DFM under NDA
Maxim Release only to China Dedicated FAE under NDA
Provided to China DFM under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
AUD_FIFO_WARN	6	Audio FIFO is more than half full	0b0: Audio FIFO is less than or equal to half full 0b1: Audio FIFO is more than half full
AUD_OVERFLOW	5	Audio buffer overflow detected	0b0: Audio buffer overflow not detected 0b1: Audio buffer overflow detected
ACLKDET	4	Audio Clock Detected	0b0: Audio clock not detected 0b1: Audio clock detected

AUDIO_TX7 (0x127, 0x137)

BIT	7	6	5	4	3	2	1	0
Field	PRBS_SEL	PRBSEN_AUD	–	–	–	–	–	–
Reset	0b0	0b0	–	–	–	–	–	–
Access Type	Write, Read	Write, Read	–	–	–	–	–	–
	-	-	–	–	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
PRBS_SEL	7	Audio PRBS Clock Selection Set to 0 in sink-sourced mode.	0b0: SCK selected 0b1: Internal oscillator clock selected (150MHz)
PRBSEN_AUD	6	Audio PRBS Enable	0b0: Audio PRBS disabled 0b1: Audio PRBS enabled

AUDIO_TX8 (0x128, 0x138)

BIT	7	6	5	4	3	2	1	0
Field	PRBS_WS_LEN	PRBS_WS_GEN	–	–	–	–	–	–
Reset	0b0	0b1	–	–	–	–	–	–
Access Type	Write, Read	Write, Read	–	–	–	–	–	–
	-	-	–	–	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
PRBS_WS_LEN	7	Selects the length of the generated WS pulse	0b0: 256 data bits per WS cycle 0b1: 32 data bits per WS cycle
PRBS_WS_GEN	6	Audio PRBS WS Generation Eenable	0b0: Audio PRBS WS generation disabled 0b1: Audio PRBS WS generation enabled

AUDIO_RX1 (0x140)

BIT	7	6	5	4	3	2	1	0
Field	AUD_RX_SINK_SRC	–	–	–	INV_SCK_RX	INV_WS_RX	–	AUD_EN_RX
Reset	0b0	–	–	–	0b0	0b0	–	0b0
Access Type	Write, Read	–	–	–	Write, Read	Write, Read	–	Write, Read
	-	–	–	–	-	-	–	-

Maxim confidential
Release to OEM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
AUD_RX_SINK_SRC	7	Sink-Sourced Mode Enable for Audio Rx (for use on the serializer side)	0b0: Received audio in normal mode 0b1: Received audio in sink-sourced mode
INV_SCK_RX	3	Inverts SCK at I2S Output	0b0: Do not invert SCK 0b1: Invert SCK
INV_WS_RX	2	Inverts WS at I2S Output	0b0: Do not invert WS 0b1: Invert WS
AUD_EN_RX	0	Enables Audio Receiver Adapter	0b0: Audio receiver disabled 0b1: Audio receiver enabled

AUDIO_RX4 (0x143)

BIT	7	6	5	4	3	2	1	0
Field	APRBS_ERR[7:0]							
Reset	0x00							
Access Type	Read Clears All							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
APRBS_ERR	7:0	Audio PRBS Error Counter (clears on read)	0xXX: Number of audio PRBS errors

AUDIO_RX7 (0x146)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	APRBS_CHK_EN	AUD_STRM[1:0]		–	–
Reset	–	–	–	0b0	0b00		–	–
Access Type	–	–	–	Write, Read	Write, Read		–	–
	–	–	–	-	-		–	–

BITFIELD	BITS	DESCRIPTION	DECODE
APRBS_CHK_EN	4	Enables Audio PRBS Checker	0b0: Audio PRBS checker disabled 0b1: Audio PRBS checker enabled
AUD_STRM	3:2	Selected Audio Stream for Reception	0b00: Receive stream ID 0 0b01: Receive stream ID 1 0b10: Receive stream ID 2 0b11: Receive stream ID 3

AUDIO_RX9 (0x148)

BIT	7	6	5	4	3	2	1	0
Field	AUD_BLK_LEN_ERR	AUD_LOCK	AUD_PKT_DET	APRBS_VALID	–	–	–	–
Reset	0b0	0b0	0b0	0b0	–	–	–	–
Access Type	Read Clears All	Read Only	Read Only	Read Only	–	–	–	–
	-	-	-	-	–	–	–	–

Maxim Confidential
Release to EMC Under NDA
Maxim Integrated Only
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
AUD_BLK_LEN_ERR	7	Audio Rx Block-Length Error Detect	0b0: Received audio block-length error not detected 0b1: Received audio block-length error detected
AUD_LOCK	6	Audio Pipeline Lock	0b0: Audio pipeline frequency is not locked 0b1: Audio pipeline frequency is locked
AUD_PKT_DET	5	Audio Rx: Sufficient packet throughput detect	0b0: Valid audio stream not detected 0b1: Valid audio stream detected
APRBS_VALID	4	Audio PRBS is running	0b0: Audio PRBS is not running 0b1: Audio PRBS is running

AUDIO_RX1 (0x151)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	INV_SCK_RX	INV_WS_RX	–	AUD_EN_RX
Reset	–	–	–	–	0b0	0b0	–	0b0
Access Type	–	–	–	–	Write, Read	Write, Read	–	Write, Read
	–	–	–	–	-	-	–	-

BITFIELD	BITS	DESCRIPTION	DECODE
INV_SCK_RX	3	Inverts SCK at I²S Output	0b0: Do not invert SCK 0b1: Invert SCK
INV_WS_RX	2	Inverts WS at I²S Output	0b0: Do not invert WS 0b1: Invert WS
AUD_EN_RX	0	Enables Audio Receiver Adapter	0b0: Audio receiver disabled 0b1: Audio receiver enabled

AUDIO_RX4 (0x154)

BIT	7	6	5	4	3	2	1	0
Field	APRBS_ERR[7:0]							
Reset	0x00							
Access Type	Read Clears All							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
APRBS_ERR	7:0	Audio PRBS Error Counter (clears on read)	0xXX: Number of audio PRBS errors

AUDIO_RX7 (0x157)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	APRBS_CHK_EN	AUD_STRM[1:0]		–	–
Reset	–	–	–	0b0	0b00		–	–
Access Type	–	–	–	Write, Read	Write, Read		–	–
	–	–	–	-	-		–	–

Maxim Confidential Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
APRBS_CHK_EN	4	Enables Audio PRBS Checker	0b0: Audio PRBS checker disabled 0b1: Audio PRBS checker enabled
AUD_STRM	3:2	Selected Audio Stream for Reception	0b00: Receive stream ID 0 0b01: Receive stream ID 1 0b10: Receive stream ID 2 0b11: Receive stream ID 3

AUDIO_RX9 (0x159)

BIT	7	6	5	4	3	2	1	0
Field	AUD_BLK_LEN_ERR	AUD_LOCK	AUD_PKT_DET	APRBS_VALID	–	–	–	–
Reset	0b0	0b0	0b0	0b0	–	–	–	–
Access Type	Read Clears All	Read Only	Read Only	Read Only	–	–	–	–
	-	-	-	-	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
AUD_BLK_LEN_ERR	7	Audio Rx Block Length Error Detect	0b0: Received audio block length error not detected 0b1: Received audio block length error detected
AUD_LOCK	6	Audio Pipeline Lock	0b0: Audio pipeline frequency is not locked 0b1: Audio pipeline frequency is locked
AUD_PKT_DET	5	Audio Rx: Sufficient packet throughput detected	0b0: Valid audio stream not detected 0b1: Valid audio stream detected
APRBS_VALID	4	Audio PRBS is running	0b0: Audio PRBS is not running 0b1: Audio PRBS is running

SPI_0 (0x170)

BIT	7	6	5	4	3	2	1	0
Field	SPI_LOC_ID[1:0]		SPI_CC_TRG_ID[1:0]		SPI_IGNR_ID	SPI_CC_EN	MST_SLVN	SPI_EN
Reset	0b00		0b00		0b1	0b0	0b0	0b0
Access Type	Write, Read		Write, Read		Write, Read	Write, Read	Write, Read	Write, Read
	-		-		-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
SPI_LOC_ID	7:6	Programs to local ID if filtering packets based on header ID.	0b00: ID = 0 0b01: ID = 1 0b10: ID = 2 0b11: ID = 3
SPI_CC_TRG_ID	5:4	ID for GMSL2 header in SPI control-channel bridge mode	0b00: ID = 0 0b01: ID = 1 0b10: ID = 2 0b11: ID = 3
SPI_IGNR_ID	3	Selects if SPI should use or ignore header ID to decide on packet acceptance	0b0: Accept only packets with proper ID 0b1: Ignore ID and accept all packets
SPI_CC_EN	2	Enables control-channel SPI bridge function.	0b0: SPI bridge disabled 0b1: SPI bridge enabled

Maxim Confidential
Release to DFM under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Only under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
MST_SLVN	1	Selects if SPI is master or slave	0b0: SPI slave 0b1: SPI master
SPI_EN	0	Enables SPI Channel	0b0: SPI channel disabled 0b1: SPI channel enabled

SPI_1 (0x171)

BIT	7	6	5	4	3	2	1	0
Field	SPI_LOC_N[5:0]						SPI_BASE_PRIO[1:0]	
Reset	0b000111						0b01	
Access Type	Write, Read						Write, Read	
	-						-	

BITFIELD	BITS	DESCRIPTION	DECODE
SPI_LOC_N	7:2	Packet size ((2N + 1) bytes) for GMSL2 SPI packets If this is programmed to a value more than 7, ARQ of the SPI channel must be disabled.	0b000000: Packet size is 1 byte 0b000001: Packet size is 3 bytes ... ... 0b111111: Packet size is 127 bytes
SPI_BASE_PRIO	1:0	Starting GMSL2 Request Priority Advances by 1 if Tx buffer is over half full (and space is available).	0b00: Priority 0 (low) 0b01: Priority 1 0b10: Priority 2 0b11: Priority 3

SPI_2 (0x172)

BIT	7	6	5	4	3	2	1	0
Field	REQ_HOLD_OFF[2:0]			FULL_SCK_SETUP	SPI_MOD3_F	SPI_MOD3	SPIM_SS2_ACT_H	SPIM_SS1_ACT_H
Reset	0b000			0b0	0b0	0b0	0b1	0b1
Access Type	Write, Read			Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
	-			-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
REQ_HOLD_OFF	7:5	Suspends GMSL2 request until this number of extra bytes are received on SPI port.	0b00: No extra bytes 0b01: 1 extra byte 0b10: 2 extra bytes 0b11: 3 extra bytes
FULL_SCK_SETUP	4	Samples MISO after half- or full-SCK period.	0b0: MISO sampled after half-SCK period 0b1: MISO sampled after full-SCK period
SPI_MOD3_F	3	Allows the supression of an extra SCK prior to SS deassertion when SPI mode 3 is selected.	0b0: Extra SCK present prior to SS deassertion when in SPI mode 3 0b1: Extra SCK suppressed prior to SS deassertion when in SPI mode 3
SPI_MOD3	2	Selects SPI Mode 0 or 3	0b0: SPI mode 0 0b1: SPI mode 3
SPIM_SS2_ACT_H	1	Sets the polarity for SS2 when the SPI is a master.	0b0: Slave select 2 is active low 0b1: Slave select 2 is active high

Maxim confidential
Release to DEMO under NDA
Maxim Integrated Proprietary
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
SPIM_SS1_ACT_H	0	Sets the polarity for SS1 when the SPI is a master	0b0: Slave select 1 is active low 0b1: Slave select 1 is active high

SPI_3 (0x173)

BIT	7	6	5	4	3	2	1	0
Field	SPIM_SS_DLY_CLKS[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
SPIM_SS_DLY_CLKS	7:0	Number of 300MHz clocks to delay between: - Assertion of SS and start of SCK pulses - End of SCK pulses and deassertion of SS - Deassertion of SS and reassertion of SS (if necessary)	0xXX: Number of clock delays

SPI_4 (0x174)

BIT	7	6	5	4	3	2	1	0
Field	SPIM_SCK_LO_CLKS[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
SPIM_SCK_LO_CLKS	7:0	Number of 300MHz clocks for SCK low time	0xXX: Number of clocks for SCK low time

SPI_5 (0x175)

BIT	7	6	5	4	3	2	1	0
Field	SPIM_SCK_HI_CLKS[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
SPIM_SCK_HI_CLKS	7:0	Number of 300MHz clocks for SCK high time	0xXX: Number of clocks for SCK high time

Maxim Confidential
Release to DFN Under NDA
Maxim Release Copy DFN Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SPI_6 (0x176)

BIT	7	6	5	4	3	2	1	0
Field	–	–	BNE	SPIS_RWN	SS_IO_EN_2	SS_IO_EN_1	BNE_IO_EN	RWN_IO_EN
Reset	–	–	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	–	–	Read Only	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
	–	–	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
BNE	5	Alternate GPU status register to use for BNE status if GPIO is not available.	0b0: Buffer empty 0b1: Buffer not empty
SPIS_RWN	4	Alternate GPU control register to use for read and write control if GPIO is not available.	0b0: Write 0b1: Read
SS_IO_EN_2	3	Enables GPIO for use as Slave Select 2 output.	0b0: GPIO not used for SPI SS2 function 0b1: GPIO used for SPI SS2 function
SS_IO_EN_1	2	Enables GPIO for use as Slave Select 1 output.	0b0: GPIO not used for SPI SS1 function 0b1: GPIO used for SPI SS1 function
BNE_IO_EN	1	Enables GPIO for use as BNE output for SPI data available status.	0b0: GPIO not used for SPI BNE function 0b1: GPIO used for SPI BNE function
RWN_IO_EN	0	Enables GPIO for use as RO input for control of SPI data movement.	0b0: GPIO not used for SPI RO function 0b1: GPIO used for SPI RO function

SPI_7 (0x177)

BIT	7	6	5	4	3	2	1	0
Field	SPI_RX_OVRFLW	SPI_TX_OVRFLW	–	SPIS_BYTE_CNT[4:0]				
Reset	0b0	0b0	–	0b00000				
Access Type	Read Clears All	Read Clears All	–	Read Only				
	-	-	–	-				

BITFIELD	BITS	DESCRIPTION	DECODE
SPI_RX_OVRFLW	7	SPI Rx Buffer Overflow Flag	0b0: No SPI Rx buffer overflow 0b1: SPI Rx buffer overflow
SPI_TX_OVRFLW	6	SPI Tx Buffer Overflow Flag	0b0: No SPI Tx buffer overflow 0b1: SPI Tx buffer overflow
SPIS_BYTE_CNT	4:0	Number of SPI data bytes available for reading from Rx buffer.	0bXXXXX: Number of bytes available

SPI_8 (0x178)

BIT	7	6	5	4	3	2	1	0
Field	REQ_HOLD_OFF_TO[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Release to DFM under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
REQ_HOLD_OFF_TO	7:0	Timeout delay (in 100nS increments) for GMSL2 request hold off (0 is disable).	0xXX: Number of 100nS delay increments for GMSL2 request hold off

WM_0 (0x190)

BIT	7	6	5	4	3	2	1	0
Field	WM_LEN	WM_MODE[2:0]			WM_DET[1:0]		–	WM_EN
Reset	0b0	0b000			0b00		–	0b0
Access Type	Write, Read	Write, Read			Write, Read		–	Write, Read
	-	-			-		–	-

BITFIELD	BITS	DESCRIPTION	DECODE
WM_LEN	7	Watermark Length	0b0: 32-bit 0b1: 64-bit
WM_MODE	6:4	Selects watermark generation mode	0b000: Default generator mode − cycle through all four watermarks in video stream (default). 0b001: Error generator mode − cycle through only two watermarks to replicate a stuck frame. 0b010: Reserved 0b011: Reserved
WM_DET	3:2	Watermark Detection/Generation	0b00: Insert watermark in video stream 0b01: Detect watermark and remove from outgoing video stream 0b10: Reserved 0b11: Reserved
WM_EN	0	Watermark Activation	0b0: Watermarking block disabled 0b1: Watermarking block enabled

WM_2 (0x192)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	HsyncPol	VsyncPol	WM_NPFILT[1:0]	
Reset	–	–	–	–	0b0	0b0	0b00	
Access Type	–	–	–	–	Write, Read	Write, Read	Write, Read	
	–	–	–	–	-	-	-	

BITFIELD	BITS	DESCRIPTION	DECODE
HsyncPol	3	HS Polarity (only effective for watermark block).	0b0: Noninverting 0b1: Invert
VsyncPol	2	VS Polarity (only effective for watermark block).	0b0: Noninverting 0b1: Invert
WM_NPFILT	1:0	Phase accumulator terminal count	0bXX: Phase accumulator terminal count

Maxim Confidential
Release to OEM under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

WM_3 (0x193)

BIT	7	6	5	4	3	2	1	0
Field	–	WM_TH[6:0]						
Reset	–	0b0010100						
Access Type	–	Write, Read						
	–	-						

BITFIELD	BITS	DESCRIPTION	DECODE
WM_TH	6:0	Matched Filter Threshold	0bXXXXXXX: Matched filter threshold

WM_4 (0x194)

BIT	7	6	5	4	3	2	1	0
Field	–	–	WM_YUV_IN[1:0]		WM_COLORADJ	–	WM_MASKMODE[1:0]	
Reset	–	–	0b01		0b0	–	0b00	
Access Type	–	–	Write, Read		Write, Read	–	Write, Read	
	–	–	-		-	–	-	

BITFIELD	BITS	DESCRIPTION	DECODE
WM_YUV_IN	5:4	Input Color Format	0b0: RGB 8-bit color data 0b1: YUV444 8-bits each
WM_COLORADJ	3	Color Adjust	0b0: Masked off LSBs of U. Use if temporal dithering is enabled. 0b1: Set U[Ko:0] = 1/2 WM gain. Use this mode if temporal dithering is disabled
WM_MASKMODE	1:0	Sets watermark mask for the device	0b00: Mask if WM is detected 0b01: Mask if WM is detected, blank if error is detected 0b10: Reserved b011: Reserved

WM_5 (0x195)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	–	WM_DETOUT	WM_ERROR
Reset	–	–	–	–	–	–	0b0	0b0
Access Type	–	–	–	–	–	–	Read Only	Read Only
	–	–	–	–	–	–	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
WM_DETOUT	1	Live frame-based detection output	0b0: Watermark not detected 0b1: Watermark detected
WM_ERROR	0	Live active-high watermark error	0b0: No watermark error 0b1: Watermark error active, bit automatically clears when error clears.

Maxim Confidential Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

WM_6 (0x196)

BIT	7	6	5	4	3	2	1	0
Field	WM_TIMER[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
WM_TIMER	7:0	Time (in 2ms steps) the frozen frame condition must be observed before an error is generated. 0 = No filter	0xXX: Number of milliseconds

WM_WREN_0 (0x1AE)

BIT	7	6	5	4	3	2	1	0
Field	WM_WREN_L[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
WM_WREN_L	7:0	Works in conjunction with WM_WREN_H to enable writing to watermark registers. Writing is enabled to watermark registers when 0xBA is written to WM_WREN_L and 0xDC is written to WM_WREN_H bitfields. Otherwise, watermark registers are read-only.	0xBA: Enables writing to WM registers Others: WM registers remain read-only

WM_WREN_1 (0x1AF)

BIT	7	6	5	4	3	2	1	0
Field	WM_WREN_H[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
WM_WREN_H	7:0	Works in conjunction with WM_WREN_L to enable writing to watermark registers. Writing is enabled to watermark registers when 0xBA is written to WM_WREN_L and 0xDC is written to WM_WREN_H bitfields. Otherwise, watermark registers are read-only.	0xDC: Enables writing to WM registers Others: WM registers remain read only

Maxim Confidential
Release to Maxim Under NDA
Maxim Integrated Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

CROSS_0 (0x1B0, 0x1F3, 0x236, 0x279)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS0_I	CROSS0_F	CROSS0[4:0]				
Reset	–	0b0	0b0	0b00000				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS0_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS0_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS0	4:0	Maps incoming bit position set by this field to the outgoing bit position 0	0bXXXXX: Incoming bit position

CROSS_1 (0x1B1, 0x1F4, 0x237, 0x27A)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS1_I	CROSS1_F	CROSS1[4:0]				
Reset	–	0b0	0b0	0b00001				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS1_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS1_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS1	4:0	Maps incoming bit position set by this field to the outgoing bit position 1	0bXXXXX: Incoming bit position

CROSS_2 (0x1B2, 0x1F5, 0x238, 0x27B)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS2_I	CROSS2_F	CROSS2[4:0]				
Reset	–	0b0	0b0	0b00010				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS2_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS2_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS2	4:0	Maps incoming bit position set by this field to the outgoing bit position 2	0bXXXXX: Incoming bit position

Maxim Confidential
Released to DFM Under NDA
Maxim Regional Only
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

CROSS_3 (0x1B3, 0x1F6, 0x239, 0x27C)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS3_I	CROSS3_F	CROSS3[4:0]				
Reset	–	0b0	0b0	0b00011				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS3_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS3_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS3	4:0	Maps incoming bit position set by this field to the outgoing bit position 3	0bXXXXX: Incoming bit position

CROSS_4 (0x1B4, 0x1F7, 0x23A, 0x27D)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS4_I	CROSS4_F	CROSS4[4:0]				
Reset	–	0b0	0b0	0b00100				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS4_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS4_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS4	4:0	Maps incoming bit position set by this field to the outgoing bit position 4	0bXXXXX: Incoming bit position

CROSS_5 (0x1B5, 0x1F8, 0x23B, 0x27E)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS5_I	CROSS5_F	CROSS5[4:0]				
Reset	–	0b0	0b0	0b00101				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS5_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS5_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS5	4:0	Maps incoming bit position set by this field to the outgoing bit position 5	0bXXXXX: Incoming bit position

Maxim Confidential
Released to DFM Under NDA
Maxim Released to Anthony Dong Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

CROSS_6 (0x1B6, 0x1F9, 0x23C, 0x27F)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS6_I	CROSS6_F	CROSS6[4:0]				
Reset	–	0b0	0b0	0b00110				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS6_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS6_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS6	4:0	Maps incoming bit position set by this field to the outgoing bit position 6	0bXXXXX: Incoming bit position

CROSS_7 (0x1B7, 0x1FA, 0x23D, 0x280)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS7_I	CROSS7_F	CROSS7[4:0]				
Reset	–	0b0	0b0	0b00111				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS7_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS7_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS7	4:0	Maps incoming bit position set by this field to the outgoing bit position 7	0bXXXXX: Incoming bit position

CROSS_8 (0x1B8, 0x1FB, 0x23E, 0x281)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS8_I	CROSS8_F	CROSS8[4:0]				
Reset	–	0b0	0b0	0b01000				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS8_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS8_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS8	4:0	Maps incoming bit position set by this field to the outgoing bit position 8	0bXXXXX: Incoming bit position

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

CROSS_9 (0x1B9, 0x1FC, 0x23F, 0x282)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS9_I	CROSS9_F	CROSS9[4:0]				
Reset	–	0b0	0b0	0b01001				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS9_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS9_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS9	4:0	Maps incoming bit position set by this field to the outgoing bit position 9	0bXXXXX: Incoming bit position

CROSS_10 (0x1BA, 0x1FD, 0x240, 0x283)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS10_I	CROSS10_F	CROSS10[4:0]				
Reset	–	0b0	0b0	0b01010				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS10_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS10_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS10	4:0	Maps incoming bit position set by this field to the outgoing bit position 10	0bXXXXX: Incoming bit position

CROSS_11 (0x1BB, 0x1FE, 0x241, 0x284)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS11_I	CROSS11_F	CROSS11[4:0]				
Reset	–	0b0	0b0	0b01011				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS11_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS11_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS11	4:0	Maps incoming bit position set by this field to the outgoing bit position 11	0bXXXXX: Incoming bit position

Maxim Confidential
Released to OEM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

CROSS_12 (0x1BC, 0x1FF, 0x242, 0x285)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS12_I	CROSS12_F	CROSS12[4:0]				
Reset	–	0b0	0b0	0b01100				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS12_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS12_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS12	4:0	Maps incoming bit position set by this field to the outgoing bit position 12	0bXXXXX: Incoming bit position

CROSS_13 (0x1BD, 0x200, 0x243, 0x286)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS13_I	CROSS13_F	CROSS13[4:0]				
Reset	–	0b0	0b0	0b01101				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS13_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS13_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS13	4:0	Maps incoming bit position set by this field to the outgoing bit position 13	0bXXXXX: Incoming bit position

CROSS_14 (0x1BE, 0x201, 0x244, 0x287)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS14_I	CROSS14_F	CROSS14[4:0]				
Reset	–	0b0	0b0	0b01110				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS14_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS14_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS14	4:0	Maps incoming bit position set by this field to the outgoing bit position 14	0bXXXXX: Incoming bit position

CROSS_15 (0x1BF, 0x202, 0x245, 0x288)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS15_I	CROSS15_F	CROSS15[4:0]				
Reset	–	0b0	0b0	0b01111				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS15_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS15_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS15	4:0	Maps incoming bit position set by this field to the outgoing bit position 15	0bXXXXX: Incoming bit position

CROSS_16 (0x1C0, 0x203, 0x246, 0x289)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS16_I	CROSS16_F	CROSS16[4:0]				
Reset	–	0b0	0b0	0b10000				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS16_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS16_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS16	4:0	Maps incoming bit position set by this field to the outgoing bit position 16	0bXXXXX: Incoming bit position

CROSS_17 (0x1C1, 0x204, 0x247, 0x28A)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS17_I	CROSS17_F	CROSS17[4:0]				
Reset	–	0b0	0b0	0b10001				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Proprietary
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS17_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS17_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS17	4:0	Maps incoming bit position set by this field to the outgoing bit position 17	0bXXXXX: Incoming bit position

CROSS_18 (0x1C2, 0x205, 0x248, 0x28B)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS18_I	CROSS18_F	CROSS18[4:0]				
Reset	–	0b0	0b0	0b10010				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS18_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS18_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS18	4:0	Maps incoming bit position set by this field to the outgoing bit position 18	0bXXXXX: Incoming bit position

CROSS_19 (0x1C3, 0x206, 0x249, 0x28C)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS19_I	CROSS19_F	CROSS19[4:0]				
Reset	–	0b0	0b0	0b10011				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS19_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS19_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS19	4:0	Maps incoming bit position set by this field to the outgoing bit position 19	0bXXXXX: Incoming bit position

Maxim confidential
Release to DEMC under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

CROSS_20 (0x1C4, 0x207, 0x24A, 0x28D)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS20_I	CROSS20_F	CROSS20[4:0]				
Reset	–	0b0	0b0	0b10100				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS20_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS20_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS20	4:0	Maps incoming bit position set by this field to the outgoing bit position 20	0bXXXXX: Incoming bit position

CROSS_21 (0x1C5, 0x208, 0x24B, 0x28E)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS21_I	CROSS21_F	CROSS21[4:0]				
Reset	–	0b0	0b0	0b10101				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS21_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS21_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS21	4:0	Maps incoming bit position set by this field to the outgoing bit position 21	0bXXXXX: Incoming bit position

CROSS_22 (0x1C6, 0x209, 0x24C, 0x28F)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS22_I	CROSS22_F	CROSS22[4:0]				
Reset	–	0b0	0b0	0b10110				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS22_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS22_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS22	4:0	Maps incoming bit position set by this field to the outgoing bit position 22	0bXXXXX: Incoming bit position

CROSS_23 (0x1C7, 0x20A, 0x24D, 0x290)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS23_I	CROSS23_F	CROSS23[4:0]				
Reset	–	0b0	0b0	0b10111				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS23_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS23_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS23	4:0	Maps incoming bit position set by this field to the outgoing bit position 23	0bXXXXX: Incoming bit position

VTX0 (0x1C8, 0x20B, 0x24E, 0x291)

BIT	7	6	5	4	3	2	1	0
Field	GEN_VS	GEN_HS	GEN_DE	VS_INV	HS_INV	DE_INV	VTG_MODE[1:0]	
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b11	
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	
	-	-	-	-	-	-	-	

BITFIELD	BITS	DESCRIPTION	DECODE
GEN_VS	7	Enables generation of VS output according to the timing definition	0b0: Do not generate VS 0b1: Generate VS
GEN_HS	6	Enables generation of HS output according to the timing definition	0b0: Do not generate HS 0b1: Generate HS
GEN_DE	5	Enables generation DE output according to the timing definition	0b0: Do not generate DE 0b1: Generate DE
VS_INV	4	Inverts VSYNC output of video-timing generator	0b0: Do not invert VS 0b1: Invert VS
HS_INV	3	Inverts HSYNC output of video-timing generator	0b0: Do not invert HS 0b1: Invert HS
DE_INV	2	Inverts DE output of video-timing generator	0b0: Do not invert DE 0b1: Invert DE

Maxim Confidential
Release to Broadcom Under NDA
Maxim Integrated Proprietary
Provided to Broadcom Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
VTG_MODE	1:0	Video-Timing Generator Mode	0b00: VS tracking mode VS input's period (VS_HIGH + VS_LOW) is tracked. After VS tracking is locked, any VS input edge (glitch) not in the expected PCLK cycle is ignored. VS tracking is locked with three consecutive matches and unlocked with three consecutive mismatches. When unlocked or at power-up, the next VS input edge is assumed to be the correct VS edge. 0b01: VS on trigger mode One VS input edge triggers the generation of one frame of VSO/HSO/DEO. If the next VS input edge comes earlier or later than expected by VS period, the newly generated frame will be correct. The current VSO/HSO/DEO is cut or extended at the time of the rising edge of the newly generated VSO/HSO/DEO. 0b10: Auto-repeat mode VS input edge triggers the generation of continuous frames of VSO/HSO/DEO, even if there are no more VS input edges. If the next VS input edge comes earlier or later than expected by VS period, the newly generated frame is correct. The current VSO/HSO/DEO is cut or extended at the time of the rising edge of the newly generated VSO/HSO/DEO. 0b11: Free running mode Automatically start generating the pattern relying on VS input

VTX1 (0x1C9, 0x20C, 0x24F, 0x292)

BIT	7	6	5	4	3	2	1	0
Field	–	–	PCLKDET_VTX	–	–	–	–	VS_TRIG
Reset	–	–	0b0	–	–	–	–	0b1
Access Type	–	–	Read Only	–	–	–	–	Write, Read
	–	–	-	–	–	–	–	-

BITFIELD	BITS	DESCRIPTION	DECODE
PCLKDET_VTX	5	PCLK Detection	0b0: PCLK not detected 0b1: PCLK detected
VS_TRIG	0	Selects VS Trigger Edge	0b0: Falling edge 0b1: Rising edge

VTX2 (0x1CA, 0x20D, 0x250, 0x293)

BIT	7	6	5	4	3	2	1	0
Field	VS_DLY_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Release only to DEMO under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Only

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
VS_DLY_2	7:0	VS Delay in Terms of PCLK Cycles The output VS is delayed by VS_DELAY cycles from the input VS. (bits [23:16])	0xXX: Most significant byte of VS delay

VTX3 (0x1CB, 0x20E, 0x251, 0x294)

BIT	7	6	5	4	3	2	1	0
Field	VS_DLY_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VS_DLY_1	7:0	VS Delay in Terms of PCLK Cycles The output VS is delayed by VS_DELAY cycles from the input VS. (bits [15:8])	0xXX: Middle significant byte of VS delay

VTX4 (0x1CC, 0x20F, 0x252, 0x295)

BIT	7	6	5	4	3	2	1	0
Field	VS_DLY_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VS_DLY_0	7:0	VS Delay in Terms of PCLK Cycles The output VS is delayed by VS_DELAY cycles from the input VS. (bits [7:0])	0xXX: Least significant byte of VS delay

VTX5 (0x1CD, 0x210, 0x253, 0x296)

BIT	7	6	5	4	3	2	1	0
Field	VS_HIGH_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VS_HIGH_2	7:0	VS High Period in Terms of PCLK Cycles (bits [23:16])	0xXX: Most significant byte of VS high period

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under IDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

VTX6 (0x1CE, 0x211, 0x254, 0x297)

BIT	7	6	5	4	3	2	1	0
Field	VS_HIGH_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VS_HIGH_1	7:0	VS High Period in Terms of PCLK Cycles (bits [15:8])	0xXX: Middle significant byte of VS high period

VTX7 (0x1CF, 0x212, 0x255, 0x298)

BIT	7	6	5	4	3	2	1	0
Field	VS_HIGH_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VS_HIGH_0	7:0	VS High Period in Terms of PCLK Cycles (bits [7:0])	0xXX: Least significant byte of VS high period

VTX8 (0x1D0, 0x213, 0x256, 0x299)

BIT	7	6	5	4	3	2	1	0
Field	VS_LOW_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VS_LOW_2	7:0	VS Low Period in Terms of PCLK Cycles (bits [23:16])	0xXX: Most significant byte of VS low period

VTX9 (0x1D1, 0x214, 0x257, 0x29A)

BIT	7	6	5	4	3	2	1	0
Field	VS_LOW_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VS_LOW_1	7:0	VS Low Period in Terms of PCLK Cycles (bits [15:8])	0xXX: Middle significant byte of VS low period

Maxim Confidential
Maxim Release to DFM Under NDA
Company Confidential
Dedicated FAE Under NDA
Maxim Integrated
Provided to China

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

VTX10 (0x1D2, 0x215, 0x258, 0x29B)

BIT	7	6	5	4	3	2	1	0
Field	VS_LOW_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VS_LOW_0	7:0	VS Low Period in Terms of PCLK Cycles (bits [7:0])	0xXX: Least significant byte of VS low period

VTX11 (0x1D3, 0x216, 0x259, 0x29C)

BIT	7	6	5	4	3	2	1	0
Field	V2H_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
V2H_2	7:0	VS edge to the rising edge of the first HS in terms of PCLK cycles (bits [23:16])	0xXX: Most significant byte of VS edge to first HS rising edge

VTX12 (0x1D4, 0x217, 0x25A, 0x29D)

BIT	7	6	5	4	3	2	1	0
Field	V2H_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
V2H_1	7:0	VS edge to the rising edge of the first HS in terms of PCLK cycles (bits [15:8])	0xXX: Middle significant byte of VS edge to first HS rising edge

VTX13 (0x1D5, 0x218, 0x25B, 0x29E)

BIT	7	6	5	4	3	2	1	0
Field	V2H_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
V2H_0	7:0	VS edge to the rising edge of the first HS in terms of PCLK cycles (bits [7:0])	0xXX: Least significant byte of VS edge to first HS rising edge

Maxim Confidential Release to DHC Under NDA
Maxim Release to China Dedicated Company Confidential FAE Under NDA
Provided to China DHC under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

VTX14 (0x1D6, 0x219, 0x25C, 0x29F)

BIT	7	6	5	4	3	2	1	0
Field	HS_HIGH_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
HS_HIGH_1	7:0	HS High Period in Terms of PCLK Cycles (bits [15:8])	0xXX: Most significant byte of HS high period

VTX15 (0x1D7, 0x21A, 0x25D, 0x2A0)

BIT	7	6	5	4	3	2	1	0
Field	HS_HIGH_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
HS_HIGH_0	7:0	HS High Period in Terms of PCLK Cycles (bits [7:0])	0xXX: Least significant byte of HS high period

VTX16 (0x1D8, 0x21B, 0x25E, 0x2A1)

BIT	7	6	5	4	3	2	1	0
Field	HS_LOW_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
HS_LOW_1	7:0	HS Low Period in Terms of PCLK Cycles (bits [15:8])	0xXX: Most significant byte of HS low period

VTX17 (0x1D9, 0x21C, 0x25F, 0x2A2)

BIT	7	6	5	4	3	2	1	0
Field	HS_LOW_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
HS_LOW_0	7:0	HS Low Period in Terms of PCLK Cycles (bits [7:0])	0xXX: Least significant byte of HS low period

Maxim Confidential
Maxim Release to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

VTX18 (0x1DA, 0x21D, 0x260, 0x2A3)

BIT	7	6	5	4	3	2	1	0
Field	HS_CNT_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
HS_CNT_1	7:0	HS Pulses per Frame (bits [15:8])	0xXX: Most significant byte of HS pulses per frame

VTX19 (0x1DB, 0x21E, 0x261, 0x2A4)

BIT	7	6	5	4	3	2	1	0
Field	HS_CNT_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
HS_CNT_0	7:0	HS Pulses per Frame (bits [7:0])	0xXX: Least significant byte of HS pulses per frame

VTX20 (0x1DC, 0x21F, 0x262, 0x2A5)

BIT	7	6	5	4	3	2	1	0
Field	V2D_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
V2D_2	7:0	VS edge to the rising edge of the first DE in terms of PCLK cycles (bits [23:16])	0xXX: Most significant byte of VS edge to first DE

VTX21 (0x1DD, 0x220, 0x263, 0x2A6)

BIT	7	6	5	4	3	2	1	0
Field	V2D_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
V2D_1	7:0	VS edge to the rising edge of the first DE in terms of PCLK cycles (bits [15:8])	0xXX: Middle significant byte of VS edge to first DE

Maxim Confidential
Release to DEMO Under NDA
Maxim Integrated Confidential
Provided to China Domestic Company DFAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

VTX22 (0x1DE, 0x221, 0x264, 0x2A7)

BIT	7	6	5	4	3	2	1	0
Field	V2D_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
V2D_0	7:0	VS edge to the rising edge of the first DE in terms of PCLK cycles (bits [7:0])	0xXX: Least significant byte of VS edge to first DE

VTX23 (0x1DF, 0x222, 0x265, 0x2A8)

BIT	7	6	5	4	3	2	1	0
Field	DE_HIGH_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DE_HIGH_1	7:0	DE High Period in Terms of PCLK Cycles (bits [15:8])	0xXX: Most significant byte of DE high period

VTX24 (0x1E0, 0x223, 0x266, 0x2A9)

BIT	7	6	5	4	3	2	1	0
Field	DE_HIGH_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DE_HIGH_0	7:0	DE High Period in Terms of PCLK Cycles (bits [7:0])	0xXX: Least significant byte of DE high period

VTX25 (0x1E1, 0x224, 0x267, 0x2AA)

BIT	7	6	5	4	3	2	1	0
Field	DE_LOW_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DE_LOW_1	7:0	DE Low Period in Terms of PCLK Cycles (bits [15:8])	0xXX: Most significant byte of DE low period

Maxim Confidential
Release to China Dedicated FAE Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

VTX26 (0x1E2, 0x225, 0x268, 0x2AB)

BIT	7	6	5	4	3	2	1	0
Field	DE_LOW_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DE_LOW_0	7:0	DE Low Period in Terms of PCLK Cycles (bits [7:0])	0xXX: Least significant byte of DE low period

VTX27 (0x1E3, 0x226, 0x269, 0x2AC)

BIT	7	6	5	4	3	2	1	0
Field	DE_CNT_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DE_CNT_1	7:0	Active Lines per Frame (bits [15:8])	0xXX: Most significant byte of DE pulses per frame

VTX28 (0x1E4, 0x227, 0x26A, 0x2AD)

BIT	7	6	5	4	3	2	1	0
Field	DE_CNT_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DE_CNT_0	7:0	Active Lines per Frame (bits [7:0])	0xXX: Least significant byte of DE pulses per frame

VTX29 (0x1E5, 0x228, 0x26B, 0x2AE)

BIT	7	6	5	4	3	2	1	0
Field	VID_PRBS_EN	–	–	–	–	GRAD_MODE	PATGEN_MODE[1:0]	
Reset	0b0	–	–	–	–	0b0	0b00	
Access Type	Write, Read	–	–	–	–	Write, Read	Write, Read	
	-	–	–	–	–	-	-	

BITFIELD	BITS	DESCRIPTION	DECODE
VID_PRBS_EN	7	Enables Video PRBS Generator	0b0: Video PRBS generator disabled 0b1: Video PRBS generator enabled

Maxim Confidential
Release to DEMO Under NDA
Maxim Release to Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
GRAD_MODE	2	Gradient Pattern-Generator Mode	0b0: Gradient mode disabled 0b1: Gradient mode enabled
PATGEN_MODE	1:0	Pattern-Generator Mode	0b00: Reserved 0b01: Generate checkerboard pattern 0b10: Generate gradient pattern 0b11: Reserved

VTX30 (0x1E6, 0x229, 0x26C, 0x2AF)

BIT	7	6	5	4	3	2	1	0
Field	GRAD_INC[7:0]							
Reset	0x04							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
GRAD_INC	7:0	Gradient Mode Increment Amount (increment amount is the register value divided by 4)	0xXX: Gradient increment base

VTX31 (0x1E7, 0x22A, 0x26D, 0x2B0)

BIT	7	6	5	4	3	2	1	0
Field	CHKR_A_L[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
CHKR_A_L	7:0	Checkerboard Mode Color A Low Byte	0xXX: Least significant byte of checkerboard mode Color A

VTX32 (0x1E8, 0x22B, 0x26E, 0x2B1)

BIT	7	6	5	4	3	2	1	0
Field	CHKR_A_M[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
CHKR_A_M	7:0	Checkerboard Mode Color A Middle Byte	0xXX: Middle significant byte of checkerboard mode Color A

Maxim Confidential
Maxim Release Only Device Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

VTX33 (0x1E9, 0x22C, 0x26F, 0x2B2)

BIT	7	6	5	4	3	2	1	0
Field	CHKR_A_H[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
CHKR_A_H	7:0	Checkerboard Mode Color A High Byte	0xXX: Most significant byte of checkerboard mode Color A

VTX34 (0x1EA, 0x22D, 0x270, 0x2B3)

BIT	7	6	5	4	3	2	1	0
Field	CHKR_B_L[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
CHKR_B_L	7:0	Checkerboard Mode Color B Low Byte	0xXX: Least significant byte of checkerboard mode color B

VTX35 (0x1EB, 0x22E, 0x271, 0x2B4)

BIT	7	6	5	4	3	2	1	0
Field	CHKR_B_M[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
CHKR_B_M	7:0	Checkerboard Mode Color B Middle Byte	0xXX: Middle significant byte of checkerboard mode Color B

VTX36 (0x1EC, 0x22F, 0x272, 0x2B5)

BIT	7	6	5	4	3	2	1	0
Field	CHKR_B_H[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
CHKR_B_H	7:0	Checkerboard Mode Color B High Byte	0xXX: Most significant byte of checkerboard mode Color B

Maxim Confidential Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

VTX37 (0x1ED, 0x230, 0x273, 0x2B6)

BIT	7	6	5	4	3	2	1	0
Field	CHKR_RPT_A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
CHKR_RPT_A	7:0	Checkerboard Mode Color A Repeat Count	0xXX: Repeat count of checkerboard mode Color A

VTX38 (0x1EE, 0x231, 0x274, 0x2B7)

BIT	7	6	5	4	3	2	1	0
Field	CHKR_RPT_B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
CHKR_RPT_B	7:0	Checkerboard Mode Color B Repeat Count	0xXX: Repeat count of checkerboard mode Color B

VTX39 (0x1EF, 0x232, 0x275, 0x2B8)

BIT	7	6	5	4	3	2	1	0
Field	CHKR_ALT[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
CHKR_ALT	7:0	Checkerboard Mode Alternate Line Count	0xXX: Checkerboard mode alternate line count

VTX40 (0x1F0, 0x233, 0x276, 0x2B9)

BIT	7	6	5	4	3	2	1	0
Field	DIS_COLOR_CROSSBAR	CROSSHS_I	CROSSHS_F	CROSSHS[4:0]				
Reset	0b0	0b0	0b0	0b11000				
Access Type	Write, Read	Write, Read	Write, Read	Write, Read				
	-	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
DIS_COLOR_CROSSBAR	7	Disables this crossbar and use the GMSL1 crossbar	0b0: Enable this crossbar 0b1: Disable this crossbar, use GMSL1crossbar

Maxim Confidential Release to DFM Under NDA
Maxim Release to China Dedicated FAE Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
CROSSHS_I	6	Inverts CROSS_HS	0b0: Do not invert bit 0b1: Invert bit
CROSSHS_F	5	Forces CROSS_HS to 0 before inversion	0b0: Do not force bit to 0 0b1: Force bit to 0
CROSSHS	4:0	Maps selected internal signal to HS	0bXXXXX: Incoming bit position

VTX41 (0x1F1, 0x234, 0x277, 0x2BA)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSSVS_I	CROSSVS_F	CROSSVS[4:0]				
Reset	–	0b0	0b0	0b11001				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSSVS_I	6	Inverts CROSS_VS	0b0: Do not invert bit 0b1: Invert bit
CROSSVS_F	5	Forces CROSS_VS to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSSVS	4:0	Maps selected internal signal to VS	0bXXXXX: Incoming bit position

VTX42 (0x1F2, 0x235, 0x278, 0x2BB)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSSDE_I	CROSSDE_F	CROSSDE[4:0]				
Reset	–	0b0	0b0	0b11010				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSSDE_I	6	Inverts CROSS_DE	0b0: Do not invert bit 0b1: Invert bit
CROSSDE_F	5	Forces CROSS_DE to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSSDE	4:0	Maps selected internal signal to DE	0bXXXXX: Incoming bit position

GPIO_A (0x2BE)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b0	0b0	0b0	0b1	0b1	0b1	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

Maxim Integrated Confidential
Release to Company DEMO Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disables GPIO Output Driver	0b0: Output driver enabled 0b1: Output driver disabled

GPIO_B (0x2BF)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b01		0b0	0b00000				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver Type Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2C0)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x1	0b00000				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

Maxim Confidential
Release to DFM under NDA
Maxim Integrated Only
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overrides non-GPIO port function IO setting. When set, RES_CFG (0x2BE) and PULL_UPDN_SEL (0x2BF) are effective when the pin is configured as non-GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix	0x0: Disabled 0x1: Enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving	0bXXXXX: This GPIO receive ID

GPIO_A (0x2C1)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b1	0b0	0b0	0b0	0b0	0b0	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disables GPIO Output Driver	0b0: Output driver enabled 0b1: Output driver disabled

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GPIO_B (0x2C2)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b10		0b1	0b00001				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver Type Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2C3)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x1	0b00001				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overrides non-GPIO port function IO setting. When set, RES_CFG and PULL_UPDN_SEL are effective when the pin is configured as non-GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix	0b0: Disabled 0b1: Enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving	0bXXXXX: This GPIO receive ID

GPIO_A (0x2C4)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b1	0b0	0b0	0b1	0b1	0b0	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disable GPIO Output Driver	0b0: Output driver enabled 0b1: Output driver disabled

GPIO_B (0x2C5)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b10		0b1	0b00010				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver Type Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2C6)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x1	0b00010				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

Maxim Confidential
Release to DFM under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overrides non-GPIO port function IO setting. When set, RES_CFG (0x2BE) and PULL_UPDN_SEL (0x2BF) are effective when the pin is configured as non-GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix.	0b0: Disabled 0b1: Enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving.	0bXXXXX: This GPIO receive ID

GPIO_A (0x2C7)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b1	0b0	0b0	0b0	0b0	0b0	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disable GPIO Output Driver	0b0: Output driver enabled 0b1: Output driver disabled

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Only
Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GPIO_B (0x2C8)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b10		0b1	0b00011				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver Type Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2C9)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x1	0b00011				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overridse non-GPIO port function IO setting. When set, RES_CFG (0x2BE) and PULL_UPDN_SEL (0x2BF) are effective when the pin is configured as non-GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix	0b0: Disabled 0b1: Enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving	0bXXXXX: This GPIO receive ID

GPIO_A (0x2CA)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b1	0b0	0b0	0b1	0b1	0b0	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

Maxim confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disables GPIO Output Driver	0b0: Output driver enabled 0b1: Output driver disabled

GPIO_B (0x2CB)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b00		0b1	0b00100				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver Type Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting.	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2CC)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x0	0b00100				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

Maxim Confidential
Release to DFM under NDA
Maxim Integrated Only
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overrides non-GPIO port function IO setting. When set, RES_CFG (0x2BE) and PULL_UPDN_SEL (0x2BF) are effective when the pin is configured as non-GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix.	0b0: Disabled 0b1: Enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving.	0bXXXXX: This GPIO receive ID

GPIO_A (0x2CD)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b1	0b0	0b0	0b0	0b0	0b0	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disables GPIO Output Driver	0b0: Output driver enabled 0b1: Output driver disabled

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GPIO_B (0x2CE)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b00		0b1	0b00101				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver Type Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting.	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2CF)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x0	0b00101				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overrides non-GPIO port function IO setting. When set, RES_CFG (0x2BE) and PULL_UPDN_SEL (0x2BF) are effective when the pin is configured as non-GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix.	0b0: Disabled 0b1: Enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving	0bXXXXX: This GPIO receive ID

GPIO_A (0x2D0)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b1	0b0	0b0	0b1	0b1	0b0	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

Maxim confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disables GPIO Output Driver	0b0: Output driver enabled 0b1: Output driver disabled

GPIO_B (0x2D1)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b00		0b1	0b00110				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver Type Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting.	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2D2)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x0	0b00110				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

Maxim Confidential
Release to DFM under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overrides non-GPIO port function IO setting. When set, RES_CFG (0x2BE) and PULL_UPDN_SEL (0x2BF) are effective when the pin is configured as non-GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix.	0b0: disabled 0b1: enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving.	0bXXXXX: This GPIO receive ID

GPIO_A (0x2D3)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b1	0b0	0b0	0b0	0b0	0b0	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disables GPIO Output Driver	0b0: Output driver enabled 0b1: Output driver disabled

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Only
Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GPIO_B (0x2D4)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b10		0b1	0b00111				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver Type Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting.	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2D5)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x1	0b00111				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overrides non-GPIO port function IO setting. When set, RES_CFG (0x2BE) and PULL_UPDN_SEL (0x2BF) are effective when the pin is configured as non-GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix.	0b0: Disabled 0b1: Enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving.	0bXXXXX: This GPIO receive ID

GPIO_A (0x2D6)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b1	0b0	0b0	0b1	0b1	0b1	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

Maxim confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disables GPIO Output Driver	0b0: Output driver enabled 0b1: Output driver disabled

GPIO_B (0x2D7)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b10		0b1	0b01000				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver Type Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting.	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2D8)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x1	0b01000				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

Maxim Confidential
Maxim Release to DE Mentor under NDA
Provided to China Dedicated FAE Under NDA only

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overrides non-GPIO port function IO setting. When set, RES_CFG (0x2BE) and PULL_UPDN_SEL (0x2BF) are effective when the pin is configured as non-GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix.	0b0: Disabled 0b1: Enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving.	0bXXXXX: This GPIO receive ID

GPIO_A (0x2D9)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b1	0b0	0b0	0b0	0b0	0b0	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disables GPIO output driver	0b0: Output driver enabled 0b1: Output driver disabled

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Only
Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GPIO_B (0x2DA)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b10		0b1	0b01001				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver type selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting.	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2DB)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x1	0b01001				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overrides non-GPIO port function IO setting. When set, RES_CFG (0x2BE) and PULL_UPDN_SEL (0x2BF) are effective when the pin is configured as non-GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix.	0b0: Disabled 0b1: Enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving.	0bXXXXX: This GPIO receive ID

GPIO_A (0x2DC)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b1	0b0	0b0	0b1	0b1	0b0	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

Maxim confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disables GPIO Output Driver	0b0: Output driver enabled 0b1: Output driver disabled

GPIO_B (0x2DD)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b10		0b1	0b01010				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver Type Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting.	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2DE)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x1	0b01010				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

Maxim Confidential
Maxim Release to DE Member only
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overrides non-GPIO port function IO setting. When set, RES_CFG (0x2BE) and PULL_UPDN_SEL (0x2BF) are effective when the pin is configured as non-GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix.	0b0: Disabled 0b1: Enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving.	0bXXXXX: This GPIO receive ID

GPIO_A (0x2DF)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b1	0b0	0b0	0b0	0b0	0b0	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disables GPIO Output Driver	0b0: Output driver enabled 0b1: Output driver disabled

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Only
Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GPIO_B (0x2E0)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b10		0b1	0b01011				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver Type Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting.	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2E1)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x1	0b01011				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overrides non-GPIO port function IO setting. When set, RES_CFG (0x2BE) and PULL_UPDN_SEL (0x2BF) are effective when the pin is configured as non-GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix.	0b0: Disabled 0b1: Enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving.	0bXXXXX: This GPIO receive ID

GPIO_A (0x2E2)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b1	0b0	0b0	0b1	0b1	0b0	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

Maxim confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disables GPIO Output Driver	0b0: Output driver enabled 0b1: Output driver disabled

GPIO_B (0x2E3)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b10		0b1	0b01100				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver Type Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting.	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2E4)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x1	0b01100				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

Maxim Confidential
Release to DFM under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overrides non-GPIO port function IO setting. When set, RES_CFG (0x2BE) and PULL_UPDN_SEL (0x2BF) are effective when the pin is configured as non-GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix.	0b0: Disabled 0b1: Enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving.	0bXXXXX: This GPIO receive ID

GPIO_A (0x2E5)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b1	0b0	0b0	0b0	0b0	0b0	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disables GPIO Output Driver	0b0: Output driver enabled 0b1: Output driver disabled

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Only
Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GPIO_B (0x2E6)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b10		0b1	0b01101				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver Type Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting.	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2E7)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x1	0b01101				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overrides non-GPIO port function IO setting. When set, RES_CFG (0x2BE) and PULL_UPDN_SEL (0x2BF) are effective when the pin is configured as non-GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix.	0b0: Disabled 0b1: Enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving.	0bXXXXX: This GPIO receive ID

GPIO_A (0x2E8)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b1	0b0	0b0	0b1	0b1	0b0	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

Maxim confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disables GPIO Output Driver	0b0: Output driver enabled 0b1: Output driver disabled

GPIO_B (0x2E9)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b10		0b1	0b01110				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver Type Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting.	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2EA)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x1	0b01110				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

Maxim Confidential
Release to DFM under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overrides non-GPIO port function IO setting. When set, RES_CFG (0x2BE) and PULL_UPDN_SEL (0x2BF) are effective when the pin is configured as non-GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix.	0b0: Disabled 0b1: Enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving.	0bXXXXX: This GPIO receive ID

GPIO_A (0x2EB)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b1	0b0	0b0	0b0	0b0	0b0	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disable GPIO Output Driver	0b0: Output driver enabled 0b1: Output driver disabled

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GPIO_B (0x2EC)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b10		0b1	0b01111				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver Type Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting.	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2ED)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x1	0b01111				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overrides non-GPIO port function IO setting. When set, RES_CFG (0x2BE) and PULL_UPDN_SEL (0x2BF) are effective when the pin is configured as non-GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix.	0b0: Disabled 0b1: Enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving.	0bXXXXX: This GPIO receive ID

GPIO_A (0x2EE)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b1	0b0	0b0	0b1	0b1	0b0	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

Maxim confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disables GPIO Output Driver	0b0: Output driver enabled 0b1: Output driver disabled

GPIO_B (0x2EF)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b10		0b1	0b10000				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver Type Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting.	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2F0)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x1	0b10000				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

Maxim Confidential
Maxim Release to DE Member only
Provided to China Dedicated FAE Under NDA
Maxim Release only to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overrides non-GPIO port function IO setting. When set, RES_CFG (0x2BE) and PULL_UPDN_SEL (0x2BF) are effective when the pin is configured as non-GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix.	0b0: Disabled 0b1: Enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving.	0bXXXXX: This GPIO receive ID

GPIO_A (0x2F1)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b1	0b0	0b0	0b0	0b0	0b0	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disables GPIO Output Driver	0b0: Output driver enabled 0b1: Output driver disabled

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Only
Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GPIO_B (0x2F2)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b10		0b1	0b10001				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver Type Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting.	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2F3)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x1	0b10001				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overrides non-GPIO port function IO setting. When set, RES_CFG (0x2BE) and PULL_UPDN_SEL (0x2BF) are effective when the pin is configured as non-GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix.	0b0: Disabled 0b1: Enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving.	0bXXXXX: This GPIO receive ID

GPIO_A (0x2F4)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b1	0b0	0b0	0b1	0b1	0b0	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

Maxim confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disables GPIO Output Driver	0b0: Output driver enabled 0b1: Output driver disabled

GPIO_B (0x2F5)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b10		0b1	0b10010				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver Type Selection (I^2C IO is only open-drain)	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting.	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2F6)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x1	0b10010				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

Maxim Confidential
Release to DFM under NDA
Maxim Release only to Chip Dedicated FAE Under NDA
Provided to Chip DFM under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overrides non-GPIO port function IO setting. When set, RES_CFG (0x2BE) and PULL_UPDN_SEL (0x2BF) are effective when the pin is configured as non-GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix.	0b0: Disabled 0b1: Enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving.	0bXXXXX: This GPIO receive ID

GPIO_A (0x2F7)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b1	0b0	0b0	0b0	0b0	0b0	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disables GPIO Output Driver	0b0: Output driver enabled 0b1: Output driver disabled

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Only
Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GPIO_B (0x2F8)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b10		0b1	0b10011				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver type selection is only open-drain	0b0: Open-drain
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting.	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2F9)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x1	0b10011				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overrides non-GPIO port function IO setting. When set, RES_CFG (0x2BE) and PULL_UPDN_SEL (0x2BF) are effective when the pin is configured as non-GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix.	0b0: Disabled 0b1: Enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving.	0bXXXXX: This GPIO receive ID

GPIO_A (0x2FA)

BIT	7	6	5	4	3	2	1	0
Field	RES_CFG	TX_PRIO	TX_COMP_EN	GPIO_OUT	GPIO_IN	GPIO_RX_EN	GPIO_TX_EN	GPIO_OUT_DIS
Reset	0b1	0b0	0b0	0b1	0b1	0b0	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	Pullup/Pulldown Resistor Strength	0b0: 40kΩ 0b1: 1MΩ

Maxim Confidential
Released to OEM Under NDA
Maxim Integrated Only
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
TX_PRIO	6	GPIO Scheduling Priority	0b0: Low priority 0b1: High priority
TX_COMP_EN	5	Enables jitter minimization compensation	0b0: Jitter compensation disabled 0b1: Jitter compensation enabled
GPIO_OUT	4	GPIO pin output drive value when GPIO_RX_EN = 0	0b0: This GPIO pin output is driven to 0 0b1: This GPIO pin output is driven to 1
GPIO_IN	3	GPIO Pin Input Level	0b0: This GPIO pin value is 0 0b1: This GPIO pin value is 1
GPIO_RX_EN	2	GPIO Out Source Control	0b0: This GPIO source disabled for GMSL2 reception 0b1: This GPIO source enabled for GMSL2 reception
GPIO_TX_EN	1	GPIO Tx Source Control	0b0: This GPIO source disabled for GMSL2 transmission 0b1: This GPIO source enabled for GMSL2 transmission
GPIO_OUT_DIS	0	Disables GPIO Output Driver	0b0: Output driver enabled 0b1: Output driver disabled

GPIO_B (0x2FB)

BIT	7	6	5	4	3	2	1	0
Field	PULL_UPDN_SEL[1:0]		OUT_TYPE	GPIO_TX_ID[4:0]				
Reset	0b01		0b1	0b10100				
Access Type	Write, Read		Write, Read	Write, Read				
	-		-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	Buffer Pullup/Pulldown Configuration	0b00: None 0b01: Pullup 0b10: Pulldown 0b11: Reserved
OUT_TYPE	5	Driver type selection is only open-drain	0b0: Open-drain
GPIO_TX_ID	4:0	GPIO ID for pin while transmitting.	0bXXXXX: This GPIO transmit ID

GPIO_C (0x2FC)

BIT	7	6	5	4	3	2	1	0
Field	OVR_RES_CFG	–	GPIO_IO_RX_EN	GPIO_RX_ID[4:0]				
Reset	0b0	–	0x1	0b10100				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

Maxim Confidential
Maxim Release to DFM under NDA
Provided to China Dedicated FAE Only
Maxim Confidential Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Overrides non-GPIO port function IO setting. When set, RES_CFG (0x2BE) and PULL_UPDN_SEL (0x2BF) are effective when the pin is configured as non GPIO. When cleared, non-GPIO pin function determines IO type.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_IO_RX_EN	5	IO receiver enable for the GPIO mode in the IO matrix.	0b0: Disabled 0b1: Enabled
GPIO_RX_ID	4:0	GPIO ID for pin while receiving.	0bXXXXX: This GPIO receive ID

CMU4 (0x304)

BIT	7	6	5	4	3	2	1	0
Field	A_SPEED[1:0]		B_SPEED[1:0]		C_SPEED[1:0]		D_SPEED[1:0]	
Reset	0x2		0x2		0x2		0x3	
Access Type	Write, Read		Write, Read		Write, Read		Write, Read	
	-		-		-		-	

BITFIELD	BITS	DESCRIPTION	DECODE
A_SPEED	7:6	Controls GPIO Speed Group A transition time. First value is for V_{DDIO} = 1.8V, second value is for V_{DDIO} = 3.3V.	0b00: 2ns, 1ns 0b01: 4ns, 2ns 0b10: 8ns, 4ns 0b11: 16ns, 8ns
B_SPEED	5:4	Controls GPIO Speed Group B transition time. First value is for V_{DDIO} = 1.8V, second value is for V_{DDIO} = 3.3V.	0b00: 2ns, 1ns 0b01: 4ns, 2ns 0b10: 8ns, 4ns 0b11: 16ns, 8ns
C_SPEED	3:2	Controls GPIO Speed Group C transition time. First value is for V_{DDIO} = 1.8V, second value is for V_{DDIO} = 3.3V.	0b00: 2ns, 1ns 0b01: 4ns, 2ns 0b10: 8ns, 4ns 0b11: 16ns, 8ns
D_SPEED	1:0	Controls GPIO Speed Group D transition time. First value is for V_{DDIO} = 1.8V, second value is for V_{DDIO} = 3.3V.	0b0: 2ns, 1ns 0b1: 4ns, 2ns 0b2: 8ns, 4ns 0b3: 16ns, 8ns

FRONTTOP_0 (0x308)

BIT	7	6	5	4	3	2	1	0
Field	–	enable_line_info	START_PORTB	START_PORTA	CLK_SELU	CLK_SELZ	CLK_SELY	CLK_SELX
Reset	–	0b1	0b1	0b1	0b1	0b1	0b0	0b0
Access Type	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
	–	-	-	-	-	-	-	-

Maxim Confidential
Released to BEMC under NDA
Maxim Integrated Confidential Only
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
enable_line_info	6	Enables sending line-start information frames	0b0: Line-start information frames disabled 0b1: Line-start information frames enabled
START_PORTB	5	Enables DSI Port B	0b0: DSI on Port B disabled 0b1: DSI on Port B enabled
START_PORTA	4	Enables DSI Port A	0b0: DSI on Port A disabled 0b1: DSI on Port A enabled
CLK_SELU	3	DSI port selection for Video Pipeline U	0b0: Port A 0b1: Port B
CLK_SELZ	2	DSI port selection for Video Pipeline Z (to swap DSI input ports, swap CLK_SELX and CLK_SELZ bitfield values)	0b0: Port A 0b1: Port B
CLK_SELY	1	DSI port selection for Video Pipeline Y	0b0: Port A 0b1: Port B
CLK_SELX	0	DSI port selection for Video Pipeline X (to swap DSI input ports, swap CLK_SELX and CLK_SELZ bitfield values)	0b0: Port A 0b1: Port B

FRONTTOP_9 (0x311)

BIT	7	6	5	4	3	2	1	0
Field	START_PORTBU	START_PORTBZ	START_PORTBY	START_PORTBX	START_PORTAU	START_PORTAZ	START_PORTAY	START_PORTAX
Reset	0b0	0b1	0b0	0b1	0b0	0b1	0b0	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
START_PORTBU	7	Starts Video Pipe U from DSI Port B	0b0: Video not started 0b1: Start video
START_PORTBZ	6	Starts Video Pipe Z from DSI Port B For DSI Port B, this register needs to be kept high.	0b0: Video not started 0b1: Start video
START_PORTBY	5	Starts Video Pipe Y from DSI Port B	0b0: Video not started 0b1: Start video
START_PORTBX	4	Starts Video Pipe X from DSI Port B For DSI Port B, this register needs to be kept high.	0b0: Video not started 0b1: Start video
START_PORTAU	3	Starts Video Pipe U from DSI Port A	0b0: Video not started 0b1: Start video
START_PORTAZ	2	Starts Video Pipe Z from DSI Port A For DSI Port A, this register needs to be kept high.	0b0: Video not started 0b1: Start video
START_PORTAY	1	Starts Video Pipe Y from DSI Port A	0b0: Video not started 0b1: Start video

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Proprietary
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
START_PORTAX	0	Starts Video Pipe X from DSI Port A For DSI Port A, this register needs to be kept high.	0b0: Video not started 0b1: Start video

FRONTTOP_20 (0x31C)

BIT	7	6	5	4	3	2	1	0
Field	soft_dtx_en	–	soft_bppx_en	soft_bppx[4:0]				
Reset	0b0	–	0b0	0b11000				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
soft_dtx_en	7	Virtual channel software override enable for Video Pipeline X	0b0: Software override disabled 0b1: Software override enabled
soft_bppx_en	5	BIts per pixel software override enable for Video Pipeline X	0b0: Software override disabled 0b1: Software override enabled
soft_bppx	4:0	Software override of bpp on Video Pipeline X	0bXXXXX: Software override value

FRONTTOP_21 (0x31D)

BIT	7	6	5	4	3	2	1	0
Field	soft_dty_en	–	soft_bppy_en	soft_bppy[4:0]				
Reset	0b0	–	0b0	0b11000				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
soft_dty_en	7	Data type software override enable for Video Pipeline Y	0b0: Software override disabled 0b1: Software override enabled
soft_bppy_en	5	Bits per pixel software override enable for Video Pipeline Y	0b0: Software override disabled 0b1: Software override enabled
soft_bppy	4:0	Software override of bpp on Video Pipeline Y	0bXXXXX: Software override value

FRONTTOP_22 (0x31E)

BIT	7	6	5	4	3	2	1	0
Field	soft_dtz_en	–	soft_bppz_en	soft_bppz[4:0]				
Reset	0b0	–	0b0	0b11000				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

Maxim confidential
Released to DFM under NDA
Maxim Integrated Proprietary
Provided to China Dedicated FAE UNDER NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
soft_dtz_en	7	Data type software override enable for Video Pipeline Z	0b0: Software override disabled 0b1: Software override enabled
soft_bppz_en	5	Bits per pixel software override enable for Video Pipeline Z	0b0: Software override disabled 0b1: Software override enabled
soft_bppz	4:0	Software override of bpp on Video Pipeline Z	0bXXXXX: Software override value

FRONTTOP_23 (0x31F)

BIT	7	6	5	4	3	2	1	0
Field	soft_dtu_en	–	soft_bppu_en	soft_bppu[4:0]				
Reset	0b0	–	0b0	0b11000				
Access Type	Write, Read	–	Write, Read	Write, Read				
	-	–	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
soft_dtu_en	7	Data type software override enable for Video Pipeline U	0b0: Software override disabled 0b1: Software override enabled
soft_bppu_en	5	Bits per pixel software override enable for Video Pipeline U	0b0: Software override disabled 0b1: Software override enabled
soft_bppu	4:0	Software override of bpp on Video Pipeline U	0bXXXXX: Software override value

FRONTTOP_25 (0x321)

BIT	7	6	5	4	3	2	1	0
Field	–	–	soft_dtx[5:0]					
Reset	–	–	0b110000					
Access Type	–	–	Write, Read					
	–	–	-					

BITFIELD	BITS	DESCRIPTION	DECODE
soft_dtx	5:0	Data type software override for Video Channel X	0bXXXXXX: Software override value

FRONTTOP_26 (0x322)

BIT	7	6	5	4	3	2	1	0
Field	–	–	soft_dty[5:0]					
Reset	–	–	0b110000					
Access Type	–	–	Write, Read					
	–	–	-					

BITFIELD	BITS	DESCRIPTION	DECODE
soft_dty	5:0	Data type software override for Video Channel Y	0bXXXXXX: Software override value

Maxim confidential
Release to DEMO under NDA
Maxim Release to Company Dedicated FAE Only
Provided to China Dedicated FAE Only, NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

FRONTTOP_27 (0x323)

BIT	7	6	5	4	3	2	1	0
Field	–	–	soft_dtz[5:0]					
Reset	–	–	0b110000					
Access Type	–	–	Write, Read					
	–	–	-					

BITFIELD	BITS	DESCRIPTION	DECODE
soft_dtz	5:0	Data type software override for Video Channel Z	0bXXXXXX: Software override value

FRONTTOP_28 (0x324)

BIT	7	6	5	4	3	2	1	0
Field	–	–	soft_dtu[5:0]					
Reset	–	–	0b110000					
Access Type	–	–	Write, Read					
	–	–	-					

BITFIELD	BITS	DESCRIPTION	DECODE
soft_dtu	5:0	Data type software override for Video Channel U	0bXXXXXX: Software override value

FRONTTOP_29 (0x325)

BIT	7	6	5	4	3	2	1	0
Field	FORCE_START_MIPI_FRONTTOP	GANGED_FULL	GANGED_EMPTY	GANGED_HS_DE_SWAP	GANGED_DE_INPUT_POL	GANGED_DE_OUTPUT_POL	GANGED_FIRST_A_OR_B	GANGED_MODE_EN
Reset	0x0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Read Only	Read Only	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
FORCE_START_MIPI_FRONTTOP	7	Forces the MIPI receiver to start without waiting for the GMSL link lock.	0b0: Disable 0b1: Enable
GANGED_FULL	6	Sticky bit showing FIFO empty for ganged mode combiner	0b0: FIFO is not full 0b1: FIFO is full
GANGED_EMPTY	5	Sticky bit showing FIFO full for ganged mode combiner	0b0: FIFO not is empty 0b1: FIFO is empty
GANGED_HS_DE_SWAP	4	When set to 1, swaps DE and HS at the inputs of ganged mode combiner.	0b0: Do not swap 0b1: Swap DE and HS
GANGED_DE_INPUT_POL	3	DE Input Polarity	0b0: Active high 0b1: Active low

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
GANGED_DE_OUTPUT_POL	2	DE Output Polarity	0b0: Active high 0b1: Active low
GANGED_FIRST_A_OR_B	1	Determines interweaving order	0b0: In stitch put DSI A first 0b1: In stitch put DSI B first
GANGED_MODE_EN	0	Ganged Mode Enable	0b0: Disable 0b1: Enable

FRONTTOP_30 (0x326)

BIT	7	6	5	4	3	2	1	0
Field	CROSS_U[1:0]		CROSS_Z[1:0]		CROSS_Y[1:0]		CROSS_X[1:0]	
Reset	0x3		0x2		0x1		0x0	
Access Type	Write, Read		Write, Read		Write, Read		Write, Read	
	-		-		-		-	

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS_U	7:6	Route one of mipi_fronttop X, Y, Z, and U video to U video output of mipi_fronttop.	0b00: X to U 0b01: Y to U 0b10: Z to U 0b11: U to U
CROSS_Z	5:4	Route one of mipi_fronttop X, Y, Z, and U video to Z video output of mipi_fronttop. In GMSL1 mode default is 1 at power-up.	0b00: X to Z 0b01: Y to Z 0b10: Z to Z 0b11: U to Z
CROSS_Y	3:2	Route one of mipi_fronttop X, Y, Z, and U video to Y video output of mipi_fronttop. In GMSL1 mode default is 2 at power-up.	0b00: X to Y 0b01: Y to Y 0b10: Z to Y 0b11: U to Y
CROSS_X	1:0	Route one of mipi_fronttop X, Y, Z, and U video to X video output of mipi_fronttop.	0b00: X to X 0b01: Y to X 0b10: Z to X 0b11: U to X

DV0 (0x32A, 0x32D)

BIT	7	6	5	4	3	2	1	0
Field	DV_LOCK	DV_SWP_AB	LINE_ALT	–	–	DV_CONV	DV_SPL	DV_EN
Reset	0b0	0b0	0b0	–	–	0b1	0b0	0b0
Access Type	Read Only	Write, Read	Write, Read	–	–	Write, Read	Write, Read	Write, Read
	-	-	-	–	–	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
DV_LOCK	7	Dual-View Lock Status Dual-view pixel per line count stable, processor can start.	0b0: Not stable 0b1: Stable

Maxim Confidential
Release to Maxim China Dedicated FAE Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
DV_SWP_AB	6	Dual-View Swap Swap video data going to video transmit pipelines.	0b0: Normal video split between SIOA and SIOB 0b1: Inverts video split between SIOA and SIOB
LINE_ALT	5	Enables Line Alternating Mode	0b0: Line alternating mode disabled 0b1: Line alternating mode enabled
DV_CONV	2	Dual-View Conversion When enabled, side-by-side input is converted to pixel interleaved.	0b0: Bypass 0b1: Convert
DV_SPL	1	Enables Dual-View Split Mode	0b0: Dual-view split disabled 0b1: Dual-view split enabled
DV_EN	0	Enables Dual-View Processor	0b0: Dual-view processing disabled 0b1: Dual-view processing enabled

DV1 (0x32B, 0x32E)

BIT	7	6	5	4	3	2	1	0
Field	DV_PPL_L[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DV_PPL_L	7:0	Dual-View Detected Pixels Per Line - Low Byte	0xXX: Dual-view detected pixels per line - low byte

DV2 (0x32C, 0x32F)

BIT	7	6	5	4	3	2	1	0
Field	–	–	DV_MEM_CRC_ERR	DV_PPL_H[4:0]				
Reset	–	–	0b0	0b00000				
Access Type	–	–	Read Only	Read Only				
	–	–	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
DV_MEM_CRC_ERR	5	Dual-View Memory CRC Error	0b0: Dual-view memory CRC error not detected 0b1: Dual-view memory CRC error detected
DV_PPL_H	4:0	Dual-View Detected Pixels Per Line - High Bits	0bXXXXX: Dual-view detected pixels per line - high bits

Maxim Confidential
Release to OEM Under NDA
Maxim Integrated Proprietary
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

MIPI_RX0 (0x330)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	mipi_rx_reset	phy_config[2:0]		
Reset	–	–	–	–	0b0	0b000		
Access Type	–	–	–	–	Write, Read	Write, Read		
	–	–	–	–	-	-		

BITFIELD	BITS	DESCRIPTION	DECODE
mipi_rx_reset	3	Resets MIPI Rx Receiver	0b0: Do not reset MIPI Rx 0b1: Reset MIPI Rx
phy_config	2:0	MIPI Rx PHY Configuration Configure DSI port as 2x4.	0b100: 2x4, only A (1x4). Two ports with four data lanes each. Only Port A enabled. 0b101: 2x4, only B (1x4). Two ports with four data lanes each. Only Port B enabled. 0b110: 2x4, A and B. Two ports with four data lanes each. Both Port A and Port B enabled.

MIPI_RX1 (0x331)

BIT	7	6	5	4	3	2	1	0
Field	–	–	ctrl1_num_lanes[1:0]		–	–	ctrl0_num_lanes[1:0]	
Reset	–	–	0b11		–	–	0b11	
Access Type	–	–	Write, Read		–	–	Write, Read	
	–	–	-		–	–	-	

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_num_lanes	5:4	Selects number of data lanes for Port B	0b00: One data lane 0b01: Two data lanes 0b10: Three data lanes 0b11: Four data lanes
ctrl0_num_lanes	1:0	Selects number of data lanes for Port A	0b00: One data lane 0b01: Two data lanes 0b10: Three data lanes 0b11: Four data lanes

MIPI_RX2 (0x332)

BIT	7	6	5	4	3	2	1	0
Field	phy1_lane_map[3:0]				phy0_lane_map[3:0]			
Reset	0xE				0xE			
Access Type	Write, Read				Write, Read			
	-				-			

Maxim Confidential
Release to DFMC Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
phy1_lane_map	7:4	PHY1 Lane Mapping For 2x4 configuration, bits [5:4] map PHY1 data lane 0 to Port A. Bits [7:6] map PHY1 data lane 1 to Port A. Works together with phy0_lane_map bitfield. PHY0 and PHY1 lane maps should be exclusive.	0bXX00: PHY1 D0 is lane 0 0bXX01: PHY1 D0 is lane 1 0bXX10: PHY1 D0 is lane 2 0bXX11: PHY1 D0 is lane 3 0b00XX: PHY1 D1 is lane 0 0b01XX: PHY1 D1 is lane 1 0b10XX: PHY1 D1 is lane 2 0b11XX: PHY1 D1 is lane 3
phy0_lane_map	3:0	PHY0 to Port A Lane Mapping in 2x4 Configuration. Works together with phy1_lane_map bitfield. PHY0 and PHY1 lane maps should be exclusive. Bits [1:0] map PHY0 data lane 0. Bits [3:2] map PHY0 data lane 1.	0bXX00: PHY0 D0 is lane 0 0bXX01: PHY0 D0 is lane 1 0bXX10: PHY0 D0 is lane 2 0bXX11: PHY0 D0 is lane 3 0b00XX: PHY0 D0 is lane 0 0b01XX: PHY0 D0 is lane 1 0b10XX: PHY0 D0 is lane 2 0b11XX: PHY0 D0 is lane 3

MIPI_RX3 (0x333)

BIT	7	6	5	4	3	2	1	0
Field	phy3_lane_map[3:0]				phy2_lane_map[3:0]			
Reset	0xE				0x4			
Access Type	Write, Read				Write, Read			
	-				-			

BITFIELD	BITS	DESCRIPTION	DECODE
phy3_lane_map	7:4	PHY3 to Port B Lane Mapping in 2x4 configuration. Works together with phy2_lane_map bitfield. PHY2 and PHY3 lane maps should be exclusive. Bits [5:4] map PHY3 data lane 0. Bits [7:6] map PHY3 data lane 1.	0bXX00: PHY3 D0 is lane 0 0bXX01: PHY3 D0 is lane 1 0bXX10: PHY3 D0 is lane 2 0bXX11: PHY3 D0 is lane 3 0b00XX: PHY3 D1 is lane 0 0b01XX: PHY3 D1 is lane 1 0b10XX: PHY3 D1 is lane 2 0b11XX: PHY3 D1 is lane 3
phy2_lane_map	3:0	PHY2 Lane Mapping For 2x4 configuration, bits [1:0] map PHY2 data lane 0 to Port B. Bits [3:2] map PHY2 data lane 1 to PORT B. These bits work together with phy3_lane_map bitfield. PHY2 and PHY3 lane maps should be exclusive.	0bXX00: PHY2 D0 is lane 0 0bXX01: PHY2 D0 is lane 1 0bXX10: PHY2 D0 is lane 2 0bXX11: PHY2 D0 is lane 3 0b00XX: PHY2 D1 is lane 0 0b01XX: PHY2 D1 is lane 1 0b10XX: PHY2 D1 is lane 2 0b11XX: PHY2 D1 is lane 3

Maxim confidential
Release to DFMG Under NDA
Maxim Integrated Confidential
Provided to China-based FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

MIPI_RX4 (0x334)

BIT	7	6	5	4	3	2	1	0
Field	–	phy1_pol_map[2:0]			–	phy0_pol_map[2:0]		
Reset	–	0b000			–	0b000		
Access Type	–	Write, Read			–	Write, Read		
	–	-			–	-		

BITFIELD	BITS	DESCRIPTION	DECODE
phy1_pol_map	6:4	PHY1 Lane Polarity Setting	0bXX0: Normal polarity for data lane 0 0bXX1: Inverse polarity for data lane 0 0bX0X: Normal polarity for data lane 1 0bX1X: Inverse polarity for data lane 1 0b0XX: Normal polarity for clock lane 0b1XX: Inverse polarity for clock lane
phy0_pol_map	2:0	PHY0 Lane Polarity Setting	0bXX0: Normal polarity for data lane 0 0bXX1: Inverse polarity for data lane 0 0bX0X: Normal polarity for data lane 1 0bX1X: Inverse polarity for data lane 1 0b0XX: Normal polarity for clock lane 0b1XX: Inverse polarity for clock lane

MIPI_RX5 (0x335)

BIT	7	6	5	4	3	2	1	0
Field	–	phy3_pol_map[2:0]			–	phy2_pol_map[2:0]		
Reset	–	0b000			–	0b000		
Access Type	–	Write, Read			–	Write, Read		
	–	-			–	-		

BITFIELD	BITS	DESCRIPTION	DECODE
phy3_pol_map	6:4	PHY3 Lane Polarity Setting	0bXX0: Normal polarity for data lane 0 0bXX1: Inverse polarity for data lane 0 0bX0X: Normal polarity for data lane 1 0bX1X: Inverse polarity for data lane 1 0b0XX: Normal polarity for clock lane 0b1XX: Inverse polarity for clock lane
phy2_pol_map	2:0	PHY2 Lane Polarity Setting	0bXX0: Normal polarity for data lane 0 0bXX1: Inverse polarity for data lane 0 0bX0X: Normal polarity for data lane 1 0bX1X: Inverse polarity for data lane 1 0b0XX: Normal polarity for clock lane 0b1XX: Inverse polarity for clock lane

MIPI_RX8 (0x338)

BIT	7	6	5	4	3	2	1	0
Field	–	–	t_hs_settle[1:0]		t_clk_miss[1:0]		t_clk_settle[1:0]	
Reset	–	–	0b01		0b01		0b01	
Access Type	–	–	Write, Read		Write, Read		Write, Read	
	–	–	-		-		-	

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
t_hs_settle	5:4	Set typical DPHY t_{HS_SETTLE} timing in ns	0b00: 86 0b01: 93 0b10: 120 0b11: 146
t_clk_miss	3:2	Set typical DPHY t_{CLK_MISS} timing in ns	0b00: Disabled 0b01: 26 0b10: 40 0b11: 66
t_clk_settle	1:0	Set typical DPHY t_{CLK_SETTLE} timing in ns	0b00: 100 0b01: 160 0b10: 226 0b11: 293

MIPI_RX9 (0x339)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	phy0_lp_err[4:0]				
Reset	–	–	–	0b00000				
Access Type	–	–	–	Read Clears All				
	–	–	–	-				

BITFIELD	BITS	DESCRIPTION	DECODE
phy0_lp_err	4:0	PHY0 LP Status	0bXXXX1: Unrecognized escape command received from data lane D0 0bXXX1X: Unrecognized escape command received from CLK lane 0bXX1XX: Invalid line sequence detected from data lane D0 0bX1XXX: Invalid line sequence detected from data lane D1 0b1XXXX: Invalid line sequence detected from CLK lane

MIPI_RX10 (0x33A)

BIT	7	6	5	4	3	2	1	0
Field	phy0_hs_err[7:0]							
Reset	0x00							
Access Type	Read Clears All							
	-							

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
phy0_hs_err	7:0	PHY0 High-Speed Status	0bXXXXXXX1: HS sync pattern with two or more bit errors detected on data lane D0 0bXXXXXX1X: HS sync pattern with two or more bit errors detected on data lane D1 0bXXXXX1XX: HS sync pattern with 1-bit error detected on data lane D0 0bXXXX1XXX: HS sync pattern with 1-bit error detected on data lane D1 0bXXX1XXXX: High-speed receiver skew calibration failed on data lane D1 0bXX1XXXXX: High-speed receiver skew calibration failed on data lane D0 0bX1XXXXXX: High-speed receiver skew calibration run on data lane D1 0b1XXXXXXX: High-speed receiver skew calibration run on data lane D0

MIPI_RX11 (0x33B)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	phy1_lp_err[4:0]				
Reset	–	–	–	0b00000				
Access Type	–	–	–	Read Clears All				
	–	–	–	-				

BITFIELD	BITS	DESCRIPTION	DECODE
phy1_lp_err	4:0	PHY1 LP Status	0bXXXX1: Unrecognized escape command received from data lane D0 0bXXX1X: Unrecognized escape command received from CLK lane 0bXX1XX: Invalid line sequence detected from data lane D0 0bX1XXX: Invalid line sequence detected from data lane D1 0b1XXXX: Invalid line sequence detected from CLK lane

MIPI_RX12 (0x33C)

BIT	7	6	5	4	3	2	1	0
Field	phy1_hs_err[7:0]							
Reset	0x00							
Access Type	Read Clears All							
	-							

Maxim Confidential Release to DEMC Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
phy1_hs_err	7:0	PHY1 High-Speed Status	0bXXXXXXX1: HS sync pattern with two or more bit errors detected on data lane D0 0bXXXXXX1X: HS sync pattern with two or more bit errors detected on data lane D1 0bXXXXX1XX: HS sync pattern with 1-bit error detected on data lane D0 0bXXXX1XXX: HS sync pattern with 1-bit error detected on data lane D1 0bXXX1XXXX: High-speed receiver skew calibration failed on data lane D1 0bXX1XXXXX: High-speed receiver skew calibration failed on data lane D0 0bX1XXXXXX: High-speed receiver skew calibration run on data lane D1 0b1XXXXXXX: High-speed receiver skew calibration run on data lane D0

MIPI_RX13 (0x33D)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	phy2_lp_err[4:0]				
Reset	–	–	–	0b00000				
Access Type	–	–	–	Read Clears All				
	–	–	–	-				

BITFIELD	BITS	DESCRIPTION	DECODE
phy2_lp_err	4:0	PHY2 LP Status	0bXXXX1: Unrecognized escape command received from data lane D0 0bXXX1X: Unrecognized escape command received from CLK lane 0bXX1XX: Invalid line sequence detected from data lane D0 0bX1XXX: Invalid line sequence detected from data lane D1 0b1XXXX: Invalid line sequence detected from CLK lane

MIPI_RX14 (0x33E)

BIT	7	6	5	4	3	2	1	0
Field	phy2_hs_err[7:0]							
Reset	0x00							
Access Type	Read Clears All							
	-							

Maxim Confidential Release to DEMC Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
phy2_hs_err	7:0	PHY2 High-Speed Status	0bXXXXXXX1: HS sync pattern with two or more bit errors detected on data lane D0 0bXXXXXX1X: HS sync pattern with two or more bit errors detected on data lane D1 0bXXXXX1XX: HS sync pattern with 1-bit error detected on data lane D0 0bXXXX1XXX: HS sync pattern with 1-bit error detected on data lane D1 0bXXX1XXXX: High-speed receiver skew calibration failed on data lane D1 0bXX1XXXXX: High-speed receiver skew calibration failed on data lane D0 0bX1XXXXXX: High-speed receiver skew calibration run on data lane D1 0b1XXXXXXX: High-speed receiver skew calibration run on data lane D0

MIPI_RX15 (0x33F)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	phy3_lp_err[4:0]				
Reset	–	–	–	0b00000				
Access Type	–	–	–	Read Clears All				
	–	–	–	-				

BITFIELD	BITS	DESCRIPTION	DECODE
phy3_lp_err	4:0	PHY3 LP Status	0bXXXX1: Unrecognized escape command received from data lane D0 0bXXX1X: Unrecognized escape command received from CLK lane 0bXX1XX: Invalid line sequence detected from data lane D0 0bX1XXX: Invalid line sequence detected from data lane D1 0b1XXXX: Invalid line sequence detected from CLK lane

MIPI_RX16 (0x340)

BIT	7	6	5	4	3	2	1	0
Field	phy3_hs_err[7:0]							
Reset	0x00							
Access Type	Read Clears All							
	-							

Maxim Confidential
Release to DEMC Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
phy3_hs_err	7:0	PHY3 High-Speed Status	0bXXXXXXX1: HS sync pattern with two or more bit errors detected on data lane D0 0bXXXXXX1X: HS sync pattern with two or more bit errors detected on data lane D1 0bXXXXX1XX: HS sync pattern with 1-bit error detected on data lane D0 0bXXXX1XXX: HS sync pattern with 1-bit error detected on data lane D1 0bXXX1XXXX: High-speed receiver skew calibration failed on data lane D1 0bXX1XXXXX: High-speed receiver skew calibration failed on data lane D0 0bX1XXXXXX: High-speed receiver skew calibration run on data lane D1 0b1XXXXXXX: High-speed receiver skew calibration run on data lane D0

DSI0 (0x380)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_cfg_dpi_video_mode[1:0]		ctrl0_cfg_dpi_hsync_polarity	ctrl0_cfg_dpi_vsync_polarity	ctrl0_cfg_dpi_autodetect_line_length	–	–	–
Reset	0b00		0b1	0b1	0b1	–	–	–
Access Type	Write, Read		Write, Read	Write, Read	Write, Read	–	–	–
	-		-	-	-	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_cfg_dpi_video_mode	7:6	Controller 0 DSI Video Mode	0b00: Non-burst mode with sync pulses 0b01: Non-burst mode with sync events 0b10: Reserved 0b11: Reserved
ctrl0_cfg_dpi_hsync_polarity	5	Controller 0 HS Polarity	0b0: HS pulse is low 0b1: HS pulse is high
ctrl0_cfg_dpi_vsync_polarity	4	Controller 0 VS Polarity	0b0: VS pulse is low 0b1: VS pulse is high
ctrl0_cfg_dpi_autodetect_line_length	3	Controller 0 Auto-Detect Line-Length Enable	0b0: Auto-detect line-length disabled 0b1: Auto-detect line-length enabled

DSI1 (0x381)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_cfg_dpi_line_length_l[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Release to China Dedicated FAE Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_cfg_dpi_line_length_l	7:0	Controller 0 DE length in number of pixel clocks (low byte). Used when auto-detect line length = 0.	0xXX: DE length low byte

DSI2 (0x382)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_cfg_dpi_line_length_h[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_cfg_dpi_line_length_h	7:0	Controller 0 DE length in number of pixel clocks (high nibble). The upper 4 bits are reserved and set to 0x0. Used when auto-detect line length = 0.	0x0X: DE length high nibble

DSI5 (0x385)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_cfg_dpi_hsync_width_l[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_cfg_dpi_hsync_width_l	7:0	Controller 0 HS pulse width in number of PCLK cycles, low byte	0xXX: HS width

DSI6 (0x386)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_cfg_dpi_vsync_width_l[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_cfg_dpi_vsync_width_l	7:0	Controller 0 VS width in number of lines, low byte	0xXX: VS width

Maxim Confidential
Release to BMC Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

DSI7 (0x387)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_cfg_dpi_vsync_width_h[3:0]				ctrl0_cfg_dpi_hsync_width_h[3:0]			
Reset	0x0				0x0			
Access Type	Write, Read				Write, Read			
	-				-			

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_cfg_dpi_vsync_width_h	7:4	Controller 0 VS width in number of lines, high nibble	0xX: VS width
ctrl0_cfg_dpi_hsync_width_h	3:0	Controller 0 HS pulse width in number of PCLK cycles, high nibble	0xX: HS width

DSI8 (0x388)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_cfg_vc[1:0]		–	–	–	ctrl0_cfg_dpi_use_null_pkt_bllp	–	–
Reset	0b00		–	–	–	0b0	–	–
Access Type	Write, Read		–	–	–	Write, Read	–	–
	-		–	–	–	-	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_cfg_vc	7:6	Controller 0 expected virtual channel for DSI receiver to accept	0bXX: Virtual channel number
ctrl0_cfg_dpi_use_null_pkt_bllp	2	Controller 0 select packet type to accept for BLLP region.	0b0: Expect a blank packet, DT = 0x19 0b1: Expect a null packet, DT = 0x09

DSI9 (0x389)

BIT	7	6	5	4	3	2	1	0
Field	–	–	ctrl0_cfg_disable_vc_check	ctrl0_cfg_disable_eotp	–	ctrl0_cfg_crc_error_asserts_invalid_tx_length_error	–	ctrl0_cfg_dsi_repressed_after_unrecoverable_ecc_error
Reset	–	–	0b0	0b0	–	0b0	–	0b0
Access Type	–	–	Write, Read	Write, Read	–	Write, Read	–	Write, Read
	–	–	-	-	–	-	–	-

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_cfg_disable_vc_check	5	Disables virtual channel check for Controller 0	0b0: Virtual channel check enabled 0x1: Virtual channel check disabled

Maxim Confidential
Maxim Release to DFMC Under NDA
Provided to China Dedicated FAE Only Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_cfg_disable_eotp	4	Disables EOTP packet support by Controller 0	0b0: Controller requires the host to send EOTP packets at the end of every high-speed burst 0b1: Controller does not require the host to send EOTP packets at the end of every high-speed burst
ctrl0_cfg_crc_error_asserts_invalid_tx_length_error	2	Enables CRC error detection of Controller 0 to set invalid Tx length error flag	0b0: CRC error detection does not set invalid Tx length error flag. 0b1: CRC error detection sets invalid Tx length error flag.
ctrl0_cfg_dsi_repressed_after_unrecoverable_ecc_error	0	If ECC error is detected, suppresses any output of packet data from the DSI peripheral Controller 0 until the current high-speed transfer is complete.	0b0: Do not suppress packet data output 0b1: Suppress packet data output

DSI10 (0x38A)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_cfg_hrx_to_count_l[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_cfg_hrx_to_count_l	7:0	Controller 0 high-speed Rx timeout in number of MIPI DPHY byte clock periods, low byte. A value of 0x000000 disables the timeout.	0xXX: High-speed Rx timeout low byte

DSI11 (0x38B)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_cfg_hrx_to_count_m[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_cfg_hrx_to_count_m	7:0	Controller 0 high-speed Rx timeout in number of MIPI DPHY byte clock periods, middle byte. A value of 0x000000 disables the timeout.	0xXX: High-speed Rx timeout middle byte

Maxim Confidential
Release to EMC Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

DSI12 (0x38C)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_cfg_hrx_to_count_h[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_cfg_hrx_to_count_h	7:0	Controller 0 high-speed Rx timeout in number of MIPI DPHY byte clock periods, high byte. A value of 0x000000 disables the timeout.	0xXX: High-speed Rx timeout high byte

DSI13 (0x38D)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_cfg_ltx_p_to_count_l[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_cfg_ltx_p_to_count_l	7:0	Controller 0 low-power Tx timeout in number of MIPI DPHY byte clock periods, low byte. A value of 0x000000 disables the timeout.	0xXX: Low-power Tx timeout low byte

DSI14 (0x38E)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_cfg_ltx_p_to_count_m[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_cfg_ltx_p_to_count_m	7:0	Controller 0 low-power Tx timeout in number of MIPI DHPY byte clock periods, middle byte. A value of 0x000000 disables the timeout.	0xXX: Low-power Tx timeout middle byte

Maxim Confidential
Release to be Maintained Under NDA
Maxim Integrated Company Dedicated FAE Under NDA
Provided to China

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

DSI15 (0x38F)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_cfg_ltx_p_to_count_h[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_cfg_ltx_p_to_count_h	7:0	Controller 0 low-power Tx timeout in number of MIPI DPHY byte clock periods, high byte. A value of 0x000000 disables the timeout.	0xXX: Low-power Tx timeout high byte

DSI16 (0x390)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_cfg_dpi_video_mode[1:0]		ctrl1_cfg_dpi_hsync_polarity	ctrl1_cfg_dpi_vsync_polarity	ctrl1_cfg_dpi_autodetect_line_length	–	–	–
Reset	0b00		0b1	0b1	0b1	–	–	–
Access Type	Write, Read		Write, Read	Write, Read	Write, Read	–	–	–
	-		-	-	-	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_cfg_dpi_video_mode	7:6	Controller 1 DSI Video Mode	0b00: Non-burst mode with sync pulses 0b01: Non-burst mode with sync events 0b10: Reserved 0b11: Reserved
ctrl1_cfg_dpi_hsync_polarity	5	Controller 1 HS Polarity	0b0: HS pulse is low 0b1: HS pulse is high
ctrl1_cfg_dpi_vsync_polarity	4	Controller 1 VS Polarity	0b0: VS pulse is low 0b1: VS pulse is high
ctrl1_cfg_dpi_autodetect_line_length	3	Controller 1 Auto-Detect Line-Length Enable	0b0: Auto-detect line-length disabled 0b1: Auto-detect line-length enabled

DSI17 (0x391)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_cfg_dpi_line_length_l[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Maxim Release to DEMO under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_cfg_dpi_line_length_l	7:0	Controller 1 DE length in a number of pixel clocks (low byte). Used when auto-detect line length = 0.	0xXX: DE length low byte

DSI18 (0x392)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_cfg_dpi_line_length_h[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_cfg_dpi_line_length_h	7:0	Controller 1 DE length in number of pixel clocks (high nibble). The upper 4 bits are reserved and set to 0x0. Used when auto-detect line length = 0.	0x0X: DE length high nibble

DSI21 (0x395)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_cfg_dpi_hsync_width_l[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_cfg_dpi_hsync_width_l	7:0	Controller 1 HS width in number of pixel clocks, low byte.	0xXX: HS width

DSI22 (0x396)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_cfg_dpi_vsync_width_l[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_cfg_dpi_vsync_width_l	7:0	Controller 1 VS width in number of lines, low byte.	0xXX: VS width

Maxim Integrated Confidential
Release to China Dedicated FAE Under NDA
Maxim Integrated Confidential Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

DSI23 (0x397)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_cfg_dpi_vsync_width_h[3:0]				ctrl1_cfg_dpi_hsync_width_h[3:0]			
Reset	0x0				0x0			
Access Type	Write, Read				Write, Read			
	-				-			

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_cfg_dpi_vsync_width_h	7:4	Controller 1 VS width in number of lines, high nibble.	0xX: VS width
ctrl1_cfg_dpi_hsync_width_h	3:0	Controller 1 HS width in number of pixel clocks, high nibble.	0xX: HS width

DSI24 (0x398)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_cfg_vc[1:0]		–	–	–	ctrl1_cfg_dpi_use_null_pkt_bllp	–	–
Reset	0b00		–	–	–	0b0	–	–
Access Type	Write, Read		–	–	–	Write, Read	–	–
	-		–	–	–	-	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_cfg_vc	7:6	Controller 1 expected virtual channel for DSI receiver to accept	0bXX: Virtual channel number
ctrl1_cfg_dpi_use_null_pkt_bllp	2	Controller 1 select packet type to accept for BLLP region	0b0: Expect a blank packet, DT = 0x19 0b1: Expect a null packet, DT = 0x09

DSI25 (0x399)

BIT	7	6	5	4	3	2	1	0
Field	–	–	ctrl1_cfg_disable_vc_check	ctrl1_cfg_disable_eotp	–	ctrl1_cfg_crc_error_asserts_invalid_tx_length_error	–	ctrl1_cfg_dsi_repressed_after_unrecoverable_ecc_error
Reset	–	–	0b0	0b0	–	0b0	–	0b0
Access Type	–	–	Write, Read	Write, Read	–	Write, Read	–	Write, Read
	–	–	-	-	–	-	–	-

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_cfg_disable_vc_check	5	Disables virtual channel check for Controller 1	0b0: Virtual channel check enabled 0x1: Virtual channel check disabled

Maxim Confidential
Maxim Release to DEMC Under NDA
Provided to China Dedicated FAE Only Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_cfg_disable_eotp	4	Disables EOTP packet support by Controller 1	0b0: Controller requires the host to send EOTP packets at the end of every high-speed burst 0b1: Controller does not require the host to send EOTP packets at the end of every high-speed burst
ctrl1_cfg_crc_error_asserts_invalid_tx_length_error	2	Enables CRC error detection of Controller 1 to set invalid Tx length error flag	0b0: CRC error detection does not set invalid Tx length error flag. 0b1: CRC error detection sets invalid Tx length error flag.
ctrl1_cfg_dsi_repressed_after_unrecoverable_ecc_error	0	If ECC error is detected, suppresses any output of packet data from the DSI peripheral. Controller 1 until the current high-speed transfer is complete.	0b0: Do not suppress packet data output 0b1: Suppress packet data output

DSI26 (0x39A)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_cfg_hrx_to_count_l[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_cfg_hrx_to_count_l	7:0	Controller 1 high-speed Rx timeout in number of MIPI DPHY byte clock periods, low byte. A value of 0x000000 disables the timeout.	0xXX: High-speed Rx timeout low byte

DSI27 (0x39B)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_cfg_hrx_to_count_m[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_cfg_hrx_to_count_m	7:0	Controller 1 high-speed Rx timeout in number of MIPI DPHY byte clock periods, middle byte. A value of 0x000000 disables the timeout.	0xXX: High-speed Rx timeout middle byte

Maxim Confidential
Release to EMC Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

DSI28 (0x39C)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_cfg_hrx_to_count_h[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_cfg_hrx_to_count_h	7:0	Controller 1 high-speed Rx timeout in number of MIPI DPHY byte clock periods, high byte. A value of 0x000000 disables the timeout.	0xXX: High-speed Rx timeout high byte

DSI29 (0x39D)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_cfg_ltx_p_to_count_l[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_cfg_ltx_p_to_count_l	7:0	Controller 1 low-power Tx timeout in number of MIPI DPHY byte clock periods, low byte. A value of 0x000000 disables the timeout.	0xXX: Low-power Tx timeout low byte

DSI30 (0x39E)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_cfg_ltx_p_to_count_m[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_cfg_ltx_p_to_count_m	7:0	Controller 1 low-power Tx timeout in number of MIPI DPHY byte clock periods, middle byte. A value of 0x000000 disables the timeout.	0xXX: Low-power Tx timeout middle byte

Maxim Confidential
Release to be Maintained Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

DSI31 (0x39F)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_cfg_ltx_p_to_count_h[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_cfg_ltx_p_to_count_h	7:0	Controller 1 low-power Tx timeout in number of MIPI DPHY byte clock periods, high byte. A value of 0x000000 disables the timeout.	0xXX: DE length high byte

DSI32 (0x3A0)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_dsi_err_l[7:0]							
Reset	0x00							
Access Type	Read Clears All							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_dsi_err_l	7:0	DSI Controller 0 Status	0bXXXXXXX1: DPI output dropped 0bXXXXXX1X: HS receiver timeout 0bXXXXX1XX: Reserved 0bXXXX1XXX: ECC 1-bit error 0bXXX1XXXX: ECC error 0bXX1XXXXX: ECC two or more bits error 0bX1XXXXXX: CRC error detected

DSI34 (0x3A2)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_dsi_err_l[7:0]							
Reset	0x00							
Access Type	Read Clears All							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_dsi_err_l	7:0	DSI Controller 1 Status	0bXXXXXXX1: DPI output dropped 0bXXXXXX1X: HS receiver timeout 0bXXXXX1XX: Reserved 0bXXXX1XXX: ECC 1-bit error 0bXXX1XXXX: ECC error 0bXX1XXXXX: ECC two or more bits error 0bX1XXXXXX: CRC error detected

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAT Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

DSI36 (0x3A4)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_dpi_skew_fifo_size[1:0]		–	–	–	–	ctrl0_dpi_de_skew_sel	ctrl0_dpi_de skew_en
Reset	0b00		–	–	–	–	0b0	0b0
Access Type	Write, Read		–	–	–	–	Write, Read	Write, Read
	-		–	–	–	–	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_dpi_skew_fifo_size	7:6	DPI deskew FIFO size for DSI Controller 0 Choose larger FIFO size if the input has bigger skew.	0b00: Skew = ±1 PCLK cycle 0b01: Skew = ±3 PCLK cycle 0b10: Skew = ±7 PCLK cycle 0b11: Skew = ±15 PCLK cycle
ctrl0_dpi_de_skew_sel	1	Selects skewed DE or non-skewed DE for DSI Controller 0.	0b0: Select the non-skewed DE and DOUT generated by the DPI deskew block 0b1: Select the skewed DE and DOUT output from the DSI controller
ctrl0_dpi_deskew_en	0	Enables DPI deskew for DSI Controller 0.	0b0: Disable DPI deskew 0b1: Enable DPI deskew

DSI37 (0x3A5)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_dpi_vfp_l[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_dpi_vfp_l	7:0	Controller 0 vertical front porch in number of lines, low byte	0xXX: Low byte of vertical front porch

DSI38 (0x3A6)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_dpi_vbp_l[3:0]				ctrl0_dpi_vfp_h[3:0]			
Reset	0x0				0x0			
Access Type	Write, Read				Write, Read			
	-				-			

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_dpi_vbp_l	7:4	Controller 0 vertical back porch in number of lines, low nibble	0xX: Low nibble of vertical back porch
ctrl0_dpi_vfp_h	3:0	Controller 0 vertical front porch in number of lines, high nibble	0xX: High nibble of vertical front porch

Maxim confidential
Release to DPM under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

DSI39 (0x3A7)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_dpi_vbp_h[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_dpi_vbp_h	7:0	Controller 0 vertical back porch in number of lines, high byte	0xXX: High byte of vertical back porch

DSI40 (0x3A8)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_dpi_vactive_l[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_dpi_vactive_l	7:0	Controller 0 vertical active window size in number of lines, low byte	0xXX: Low byte of vertical active window size

DSI41 (0x3A9)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	ctrl0_dpi_vactive_h[3:0]			
Reset	–	–	–	–	0x0			
Access Type	–	–	–	–	Write, Read			
	–	–	–	–	-			

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_dpi_vactive_h	3:0	Controller 0 vertical active window size in number of lines, high nibble	0xX: High nibble of vertical active window size

DSI42 (0x3AA)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_dpi_hfp_l[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_dpi_hfp_l	7:0	Controller 0 horizontal front porch in number of pixel clocks, low byte	0xXX: Low byte of horizontal front porch

Maxim Confidential
Released to DFM Under NDA
Maxim Released to China Dedicated FAE Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

DSI43 (0x3AB)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_dpi_hbp_l[3:0]				ctrl0_dpi_hfp_h[3:0]			
Reset	0x0				0x0			
Access Type	Write, Read				Write, Read			
	-				-			

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_dpi_hbp_l	7:4	Controller 0 horizontal back porch in number of pixel clocks, low nibble	0xX: Low nibble of horizontal back porch
ctrl0_dpi_hfp_h	3:0	Controller 0 horizontal front porch in number of pixel clocks, high nibble	0xX: High nibble of horizontal front porch

DSI44 (0x3AC)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_dpi_hbp_h[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_dpi_hbp_h	7:0	Controller 0 horizontal back porch in number of pixel clocks, high byte	0xXX: High byte of horizontal back porch

DSI45 (0x3AD)

BIT	7	6	5	4	3	2	1	0
Field	ctrl0_dpi_hactive_l[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_dpi_hactive_l	7:0	Controller 0 horizontal active window size in number of pixel clocks, low byte	0xXX: Low byte of horizontal active window size

DSI46 (0x3AE)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	ctrl0_dpi_hactive_h[4:0]				
Reset	–	–	–	0b00000				
Access Type	–	–	–	Write, Read				
	–	–	–	-				

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl0_dpi_active_h	4:0	Controller 0 horizontal active window size in number of pixel clocks, high bits	0xX: High bits of horizontal active window size

DSI48 (0x3B0)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_dpi_skew_fifo_size[1:0]		–	–	–	–	ctrl1_dpi_de_skew_sel	ctrl1_dpi_deskew_en
Reset	0b00		–	–	–	–	0b0	0b0
Access Type	Write, Read		–	–	–	–	Write, Read	Write, Read
	-		–	–	–	–	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_dpi_skew_fifo_size	7:6	DPI deskew FIFO size for DSI Controller 1 Choose larger FIFO size if the input has bigger skew.	0b00: Skew = ±1 PCLK cycle 0b01: Skew = ±3 PCLK cycle 0b10: Skew = ±7 PCLK cycle 0b11: Skew = ±15 PCLK cycle
ctrl1_dpi_de_skew_sel	1	Selects skewed DE or non-skewed DE for DSI Controller 1	0b0: Select the non-skewed DE and DOUT generated by the DPI deskew block 0b1: Select the skewed DE and DOUT output from the DSI controller
ctrl1_dpi_deskew_en	0	Enables DPI deskew for DSI Controller 1	0b0: Disable DPI deskew 0b1: Enable DPI deskew

DSI49 (0x3B1)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_dpi_vfp_l[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_dpi_vfp_l	7:0	Controller 1 vertical front porch in number of lines, low byte	0xXX: Low byte of vertical front porch

DSI50 (0x3B2)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_dpi_vbp_l[3:0]				ctrl1_dpi_vfp_h[3:0]			
Reset	0x0				0x0			
Access Type	Write, Read				Write, Read			
	-				-			

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_dpi_vbp_l	7:4	Controller 1 vertical back porch in number of lines, low nibble	0xX: Low nibble of vertical back porch

Maxim Confidential
Release to Device under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_dpi_vfp_h	3:0	Controller 1 vertical front porch in number of lines, high nibble	0xX: High nibble of vertical front porch

DSI51 (0x3B3)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_dpi_vbp_h[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_dpi_vbp_h	7:0	Controller 1 vertical back porch in number of lines, high byte	0xXX: High byte of vertical back porch

DSI52 (0x3B4)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_dpi_vactive_l[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_dpi_vactive_l	7:0	Controller 1 window size in number of lines, low byte	0xXX: Low byte of vertical active window size

DSI53 (0x3B5)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	ctrl1_dpi_vactive_h[3:0]			
Reset	–	–	–	–	0x0			
Access Type	–	–	–	–	Write, Read			
	–	–	–	–	-			

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_dpi_vactive_h	3:0	Controller 1 vertical active window size in number of lines, high nibble	0xX: High nibble of vertical active window size

DSI54 (0x3B6)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_dpi_hfp_l[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Release to OEM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_dpi_hfp_l	7:0	Controller 1 horizontal front porch in number of pixel clocks, low byte	0xXX: Low byte of horizontal front porch

DSI55 (0x3B7)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_dpi_hbp_l[3:0]				ctrl1_dpi_hfp_h[3:0]			
Reset	0x0				0x0			
Access Type	Write, Read				Write, Read			
	-				-			

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_dpi_hbp_l	7:4	Controller 1 horizontal back porch in number of pixel clocks, low nibble	0xX: Low nibble of horizontal back porch
ctrl1_dpi_hfp_h	3:0	Controller 1 horizontal front porch in number of pixel clocks, high nibble	0xX: High nibble of horizontal front porch

DSI56 (0x3B8)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_dpi_hbp_h[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_dpi_hbp_h	7:0	Controller 1 horizontal back porch in number of pixel clocks, high byte	0xXX: High byte of horizontal back porch

DSI57 (0x3B9)

BIT	7	6	5	4	3	2	1	0
Field	ctrl1_dpi_hactive_l[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_dpi_hactive_l	7:0	Controller 1 horizontal active window size in number of pixel clocks, low byte	0xXX: Low byte of horizontal active size

Maxim Confidential
Release Controlled Document
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

DSI58 (0x3BA)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	ctrl1_dpi_hactive_h[4:0]				
Reset	–	–	–	0b00000				
Access Type	–	–	–	Write, Read				
	–	–	–	-				

BITFIELD	BITS	DESCRIPTION	DECODE
ctrl1_dpi_hactive_h	4:0	Controller 1 horizontal active window size in number of pixel clocks, high nibble	0xX: High nibble of horizontal active size

GMSL1_2 (0x402)

BIT	7	6	5	4	3	2	1	0
Field	–	–	SSEN	–	–	–	–	–
Reset	–	–	0b0	–	–	–	–	–
Access Type	–	–	Write, Read	–	–	–	–	–
	–	–	-	–	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
SSEN	5	Enables Spread Spectrum	0b0: Spread spectrum disabled 0b1: Spread spectrum enabled

GMSL1_4 (0x404)

BIT	7	6	5	4	3	2	1	0
Field	SEREN	CLINKEN	PRBSEN	AUDIO_EN	–	–	REVCCEN	FWDCCEN
Reset	0b1	0b0	0b0	0x0	–	–	0b1	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	–	–	Write, Read	Write, Read
	-	-	-	-	–	–	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
SEREN	7	Enables Serialization	0b0: Disable serialization 0b1: Enable serialization
CLINKEN	6	Enables Configuration Link	0b0: Disable configuration link 0b1: Enable configuration link
PRBSEN	5	Enables PRBS Test (in HIBW mode set PRBS_TYPE = 0).	0b0: Set device normal operation 0b1: Enable PRBS test
AUDIO_EN	4	Enables Forward Audio-Channel	0b0: Disable 0b1: Enable
REVCCEN	1	Enables reverse control-channel from deserializer	0b0: Disable reverse control-channel receiver 0b1: Enable reverse control-channel receiver
FWDCCEN	0	Enables forward control-channel to deserializer	0b0: Disable forward control-channel transmitter 0b1: Enable forward control-channel transmitter

Maxim Confidential
Release to Customer Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GMSL1_5 (0x405)

BIT	7	6	5	4	3	2	1	0
Field	–	–	PRBS_LEN[1:0]		–	–	–	–
Reset	–	–	0b00		–	–	–	–
Access Type	–	–	Write, Read		–	–	–	–
	–	–	-		–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
PRBS_LEN	5:4	PRBS Test Length	0b00: Continuous 0b01: 167.1Mbits 0b10: 9.83Mbits 0b11: 1341.5Mbits

GMSL1_7 (0x407)

BIT	7	6	5	4	3	2	1	0
Field	DBL	HIBW	BWS	–	DRS	HVEN	–	PXL_CRC
Reset	0b0	0b0	0b0	–	0b0	0b0	–	0b0
Access Type	Write, Read	Write, Read	Write, Read	–	Write, Read	Write, Read	–	Write, Read
	-	-	-	–	-	-	–	-

BITFIELD	BITS	DESCRIPTION	DECODE
DBL	7	Double-Output Mode	0b0: Use single-rate output 0b1: Use double-rate output (2x word rate at 1/2x width)
HIBW	6	Enables High-Bandwidth Mode	0b0: Disable high-bandwidth mode 0b1: Enable high-bandwidth mode (when BWS = 0)
BWS	5	Selects Bus-Width	0b0: Set bus width for 22-/24-bit bus, 24-/27-bit mode (depending on HIBW setting) 0b1: Set bus width for 30-bit bus (32-bit mode)
DRS	3	Selects Data-Rate	0b0: Use normal data-rate output 0b1: Use 1/2 rate-data output (for use with low-data rates)
HVEN	2	Enables HS/VS Encoding	0b0: Disable HS/VS encoding 0b1: Enable HS/VS encoding
PXL_CRC	0	Pixel CRC Type	0b0: Use 1-bit parity (compatible with all devices) 0b1: Use 6-bit CRC

GMSL1_D (0x40D)

BIT	7	6	5	4	3	2	1	0
Field	I2C_LOC_ACK	–	–	–	–	–	–	LOC_CC_EN
Reset	0b0	–	–	–	–	–	–	0x1
Access Type	Write, Read	–	–	–	–	–	–	Write, Read
	-	–	–	–	–	–	–	-

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAT Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
I2C_LOC_ACK	7	I²C-to-I²C slave generates local acknowledge when forward channel is not available	0b0: Disable local acknowledge when forward channel is not available 0b1: Enable local acknowledge when forward channel is not available
LOC_CC_EN	0	Enables GMSL1 Link A connection to SDA_RX and SCL_TX pins	0b0: Disable GMSL1 Link A connection 0b1: Enable GMSL1 Link A connection

GMSL1_F (0x40F)

BIT	7	6	5	4	3	2	1	0
Field	CNTL_IN_EN[4:0]					GPO_RX_EN	–	SET_GPO
Reset	0b01111					0b1	–	0b0
Access Type	Write, Read					Write, Read	–	Write, Read
	-					-	–	-

BITFIELD	BITS	DESCRIPTION	DECODE
CNTL_IN_EN	7:3	Enables CNTL input for CNTL 0, 1, 2, 3, and 4	0bXXXX0: CNTL 0 input disabled 0bXXXX1: CNTL 0 input enabled 0bXXX0X: CNTL 1 input disabled 0bXXX1X: CNTL 1 input enabled 0bXX0XX: CNTL 2 input disabled 0bXX1XX: CNTL 2 input enabled 0bX0XXX: CNTL 3 input disabled 0bX1XXX: CNTL 3 input enabled 0b0XXXX: CNTL 4 input disabled 0b1XXXX: CNTL 4 input enabled
GPO_RX_EN	2	Enables receiving GPO signal from reverse channel	0b0: GPO signal reception disabled 0b1: GPO signal reception enabled
SET_GPO	0	Sets GPO output high or low	0b0: Set GPO output low 0b1: Set GPO output high

GMSL1_11 (0x411)

BIT	7	6	5	4	3	2	1	0
Field	ERRG_RATE2[1:0]		ERRG_TYPE2[1:0]		ERRG_CNT2[1:0]		ERRG_PER2	ERRG_EN_G1
Reset	0b00		0b00		0b00		0b0	0b0
Access Type	Write, Read		Write, Read		Write, Read		Write, Read	Write, Read
	-		-		-		-	-

BITFIELD	BITS	DESCRIPTION	DECODE
ERRG_RATE2	7:6	Average Error-Generation Rate	0b00: Every 2560 bits 0b01: Every 40960 bits 0b10: Every 655360 bit 0b11: Every 10485760 bits
ERRG_TYPE2	5:4	Type of Generated Errors	0b00: Single bit 0b01: Two 8b/10b symbols 0b10: Three 8b/10b symbols 0b11: Four 8b/10b symbols

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Only, NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ERRG_CNT2	3:2	Number of Generated Errors	0b00: Continuous 0b01: 16 errors 0b10: 128 errors 0b11: 1024 errors
ERRG_PER2	1	Enables Periodic Error-Generation	0b0: Periodic error generator disabled 0b1: Periodic error generator enabled
ERRG_EN_G1	0	Enables error generator, auto clears when done	0b0: Disable error generator 0b1: Enable error generator

GMSL1_13 (0x413)

BIT	7	6	5	4	3	2	1	0
Field	NO_REM_MST	ALLOW_PKTCC	–	–	–	–	–	–
Reset	0b0	0b0	–	–	–	–	–	–
Access Type	Write, Read	Write, Read	–	–	–	–	–	–
	-	-	–	–	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
NO_REM_MST	7	No Remote Master Indicator Set to 1 to indicate that there is no I²C master on remote side This (local) chip should ignore any I²C packet initiation (start condition) from remote side.	0b0: Do not ignore I²C packet initiation from remote master 0b1: Ignore I²C packet initiation from remote master
ALLOW_PKTCC	6	Allows Packet Control Channel Set this bit to 1 before turning on the packet-based control channel.	0b0: Do not allow packet control channel 0b1: Allow packet control channel

GMSL1_14 (0x414)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	I2C_TIMED_OUT2	CC_WBLOCK_LOST	REV_BIT_LOCK	CC_WBLOCK	REM_CCLOCK
Reset	–	–	–	0b0	0b0	0b0	0b0	0b0
Access Type	–	–	–	Read Only	Read Only	Read Only	Read Only	Read Only
	–	–	–	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
I2C_TIMED_OUT2	4	I²C Channel Timed Out	0b0: I²C channel not timed out 0b1: I²C channel timed out
CC_WBLOCK_LOST	3	Word-Boundary Lock Lost	0b0: Word-boundary lock not lost 0b1: Word-boundary lock lost
REV_BIT_LOCK	2	Reverse-Channel Bit Locked	0b0: Reverse-channel bit not locked 0b1: Reverse-channel bit locked
CC_WBLOCK	1	Control-Channel Word Boundary Lock	0b0: Control-channel word boundary not locked 0b1: Control-channel word boundary locked

Maxim Confidential Release to BE Under NDA
Maxim Regional Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
REM_CCLOCK	0	Remote-Control Channel Locked	0b0: Remote-control channel not locked 0b1: Remote-control channel locked

GMSL1_15 (0x415)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	–	SEL_VESA	SEL_RGB888
Reset	–	–	–	–	–	–	0b1	0b1
Access Type	–	–	–	–	–	–	Write, Read	Write, Read
	–	–	–	–	–	–	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
SEL_VESA	1	VESA or OLDI mapping selection	0b0: OLDI mapping 0b1: VESA mapping
SEL_RGB888	0	Select RGB888 bit mapping	0b0: Non-RGB888 0b1: RGB888

GMSL1_16 (0x416)

BIT	7	6	5	4	3	2	1	0
Field	–	MAX_RT_ERR	–	–	–	–	–	–
Reset	–	0b0	–	–	–	–	–	–
Access Type	–	Read Only	–	–	–	–	–	–
	–	-	–	–	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT_ERR	6	Maximum Retransmission Error Flag Cleared when read.	0b0: No control-channel retransmission error 0b1: Control-channel retransmission maximum limit reached

GMSL1_18 (0x41C)

BIT	7	6	5	4	3	2	1	0
Field	CC_I2C_RETR_CNT[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
CC_I2C_RETR_CNT	7:0	I^2C Packet Retransmit Count	0xXX: Number of I^2C packets retransmitted

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Proprietary
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GMSL1_19 (0x41D)

BIT	7	6	5	4	3	2	1	0
Field	CC_CRC_ERRCNT[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
CC_CRC_ERRCNT	7:0	Packet-Based Control-Channel CRC Error Counter	0xXX: Number of control-channel CRC errors

GMSL1_39 (0x438)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS24_I	CROSS24_F	CROSS24[4:0]				
Reset	–	0b0	0b0	0b11000				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS24_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS24_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS24	4:0	Maps incoming bit position set by this field to the outgoing bit position 24	0bXXXXX: Incoming bit position

GMSL1_3A (0x439)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS25_I	CROSS25_F	CROSS25[4:0]				
Reset	–	0b0	0b0	0b11001				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS25_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS25_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS25	4:0	Maps incoming bit position set by this field to the outgoing bit position 25	0bXXXXX: Incoming bit position

Maxim Confidential
Release to BFM Under NDA
Maxim Released only to Identified FAE Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GMSL1_3B (0x43A)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS26_I	CROSS26_F	CROSS26[4:0]				
Reset	–	0b0	0b0	0b11010				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS26_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS26_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS26	4:0	Maps incoming bit position set by this field to the outgoing bit position 26	0bXXXXX: Incoming bit position

GMSL1_3C (0x43B)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS27_I	CROSS27_F	CROSS27[4:0]				
Reset	–	0b0	0b0	0b11011				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS27_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS27_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS27	4:0	Maps incoming bit position set by this field to the outgoing bit position 27	0bXXXXX: Incoming bit position

GMSL1_3D (0x43C)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS28_I	CROSS28_F	CROSS28[4:0]				
Reset	–	0b0	0b0	0b11100				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS28_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS28_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero

Maxim Confidential
Release to China Dedicated FAE Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS28	4:0	Maps incoming bit position set by this field to the outgoing bit position 28	0bXXXXX: Incoming bit position

GMSL1_3E (0x43D)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS29_I	CROSS29_F	CROSS29[4:0]				
Reset	–	0b0	0b0	0b11101				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS29_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS29_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS29	4:0	Maps incoming bit position set by this field to the outgoing bit position 29	0bXXXXX: Incoming bit position

GMSL1_3F (0x43E)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS30_I	CROSS30_F	CROSS30[4:0]				
Reset	–	0b0	0b0	0b11110				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS30_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS30_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS30	4:0	Maps incoming bit position set by this field to the outgoing bit position 30	0bXXXXX: Incoming bit position

GMSL1_42 (0x442)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	MAX_RT_EN	I2C_RT_EN	GPI_COMP_EN	GPI_RT_EN	GPO_EN
Reset	–	–	–	0b1	0b1	0b0	0b1	0b1
Access Type	–	–	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
	–	–	–	-	-	-	-	-

Maxim Confidential
Release to OEM/Reseller
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT_EN	4	Enables Maximum Retransmission Limit	0b0: Maximum retransmission limit disabled 0b1: Maximum retransmission limit enabled
I2C_RT_EN	3	Enables I2C Retransmission	0b0: I2C retransmission disabled 0b1: I2C retransmission enabled
GPI_COMP_EN	2	Enables General-Purpose Input Compensation	0b0: GPI compensation disabled 0b1: GPI compensation enabled
GPI_RT_EN	1	Enables General-Purpose Input Pin	0b0: GPI pin disabled 0b1: GPI pin enabled
GPO_EN	0	Enables General-Purpose Output Pin	0b0: GPO pin disabled 0b1: GPO pin enabled

GMSL1_4D (0x44D)

BIT	7	6	5	4	3	2	1	0
Field	HIGHIMM	–	–	–	–	–	–	–
Reset	0b0	–	–	–	–	–	–	–
Access Type	Write, Read	–	–	–	–	–	–	–
	-	–	–	–	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
HIGHIMM	7	Reverse-Channel High Immunity Mode	0b0: Reverse channel high immunity mode disabled 0b1: Reverse channel high immunity mode enabled

GMSL1_66 (0x466)

BIT	7	6	5	4	3	2	1	0
Field	–	–	PRBS_TYPE	REV_FAST	DIS_DE	–	–	–
Reset	–	–	0b1	0b0	0b0	–	–	–
Access Type	–	–	Write, Read	Write, Read	Write, Read	–	–	–
	–	–	-	-	-	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
PRBS_TYPE	5	Selects PRBS type (in HIBW mode set PRBS_TYPE = 0)	0b0: GMSL legacy style PRBS test 0b1: MAX9272 style PRBS test
REV_FAST	4	Reverse-Channel Fast Mode	0b0: Disable reverse-channel fast mode 0b1: Enable reverse-channel fast mode
DIS_DE	3	Disables processing separate HS and DE signals	0b0: Enable processing separate HS and DE signals 0b1: Disable processing separate HS and DE signals

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GMSL1_67 (0x467)

BIT	7	6	5	4	3	2	1	0
Field	CNTL_TRIG[1:0]		AUTO_CLINK	DE_RGB888_DBL	–	DBL_ALIGN_TO[2:0]		
Reset	0b00		0b0	0b0	–	0b111		
Access Type	Write, Read		Write, Read	Write, Read	–	Write, Read		
	-		-	-	–	-		

BITFIELD	BITS	DESCRIPTION	DECODE
CNTL_TRIG	7:6	Selects CNTL trigger of encoded packets in high-bandwidth mode	0b00: No trigger 0b01: Always trigger 0b10: Trigger when DE is low 0b11: Trigger when HS is low
AUTO_CLINK	5	Automatic control of configuration link	0b0: Enable configuration link only when CLINKEN = 1 and SEREN = 0 0b1: Automatically enable configuration link when SEREN = 1 and PCLKDET = 0
DE_RGB888_DBL	4	Selects DBL DE RGB888 processing mode	0b0: Regular DBL DE processing while mapping input 0b1: Process DBL DE for RGB888 mode while mapping input
DBL_ALIGN_TO	2:0	Double Alignment Mode	0b000: Align at each rising edge of HS and turn off the alignment after HS is low (MAX9286) 0b001: Reserved 0b010: Force align 0b011: Force align 0b100: Align at each rising edge of HS 0b101: Align at each rising edge of DE 0b110: Reserved 0b111: DBL-DBL mode with no alignment

GMSL1_68 (0x468)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	–	CC_CRC_LENGTH[1:0]	
Reset	–	–	–	–	–	–	0b01	
Access Type	–	–	–	–	–	–	Write, Read	
	–	–	–	–	–	–	-	

BITFIELD	BITS	DESCRIPTION	DECODE
CC_CRC_LENGTH	1:0	Control-Channel CRC Length	0b00: 1-bit 0b01: 5-bit 0b10: 8-bit 0b11: Reserved

Maxim Confidential
Release to DFM under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAB under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GMSL1_96 (0x496)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	BYPASS_HVD_ALIGN	–	–	–
Reset	–	–	–	–	0b0	–	–	–
Access Type	–	–	–	–	Write, Read	–	–	–
	–	–	–	–	-	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
BYPASS_HVD_ALIGN	3	Bypass HS, VS, and DE Alignment	0b0: Align HS, VS, and DE 0b1: Bypass HS, VS, and DE through alignment block

GMSL1_99 (0x499)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	REV_FILT_EN	ALIGN_VS_MODE	ALIGN_INFO	–	–
Reset	–	–	–	0b0	0b1	0b1	–	–
Access Type	–	–	–	Write, Read	Write, Read	Write, Read	–	–
	–	–	–	-	-	-	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
REV_FILT_EN	4	Enables Reverse-Channel Digital Filter	0b0: Disable filter 0b1: Enable filter
ALIGN_VS_MODE	3	Processing mode while aligning VS in HIBW DBL mode	0b0: Send VSL 0b1: Send VSL or VSH
ALIGN_INFO	2	Sends alignment information through CNTL signals in HBIW mode	0b0: Do not send alignment information 0b1: Send alignment information

GMSL1_9A (0x49A)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	PKTCC_EN	–	–	–
Reset	–	–	–	–	0b0	–	–	–
Access Type	–	–	–	–	Write, Read	–	–	–
	–	–	–	–	-	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
PKTCC_EN	3	Enables packet-based control-channel mode When enabled and the user enters sleep mode, it is required to reduce MST_TO.	0b0: Disable packet-based control-channel mode 0b1: Enable packet-based control-channel mode

Maxim Confidential
Release to OEM under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GMSL1_C8 (0x4C8)

BIT	7	6	5	4	3	2	1	0
Field	–	ALIGNING	I2C_ACK_RECVED	I2C_ACK_ACKED	–	–	–	–
Reset	–	0b0	0b0	0b0	–	–	–	–
Access Type	–	Read Only	Read Only	Read Only	–	–	–	–
	–	-	-	-	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
ALIGNING	6	Status of DBL Alignment	0b0: Not aligning 0b1: Aligning
I2C_ACK_RECVED	5	Remote Acknowledge Received	0b0: Remote acknowledge not received 0b1: Remote acknowledge received
I2C_ACK_ACKED	4	Remote ACK Acknowledged	0b0: Remote ACK not acknowledged 0b1: Remote ACK acknowledged

UART_PT_0 (0x548)

BIT	7	6	5	4	3	2	1	0
Field	BITLEN_PT_1_L[7:0]							
Reset	0xDC							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
BITLEN_PT_1_L	7:0	Low byte of custom UART bit length for pass-through UART Channel 1 Set this register to the UART bit length divided by 6.666ns (LSB 8 bits). Set BITLEN_MAN_CFG_1 to 1 to use this value.	0xXX: Low byte of custom UART bit length for pass-through UART Channel 1

UART_PT_1 (0x549)

BIT	7	6	5	4	3	2	1	0
Field	–	–	BITLEN_PT_1_H[5:0]					
Reset	–	–	0b000101					
Access Type	–	–	Write, Read					
	–	–	-					

BITFIELD	BITS	DESCRIPTION	DECODE
BITLEN_PT_1_H	5:0	High byte of custom UART bit length for pass-through UART Channel 1 Set this register to the UART bit length divided by 6.666ns (MSB 6 bits). Set BITLEN_MAN_CFG_1 to 1 to use this value.	0xXX: High byte of custom UART bit length for pass-through UART Channel 1

Maxim Confidential
Release to OEM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

UART_PT_2 (0x54A)

BIT	7	6	5	4	3	2	1	0
Field	BITLEN_PT_2_L[7:0]							
Reset	0xDC							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
BITLEN_PT_2_L	7:0	Low byte of custom UART bit length for pass-through UART Channel 2 Set this register to the UART bit length divided by 6.666ns (LSB 8 bits). Set BITLEN_MAN_CFG_2 to 1 to use this value.	0xXX: Low byte of custom UART bit length for pass-through UART Channel 2

UART_PT_3 (0x54B)

BIT	7	6	5	4	3	2	1	0
Field	–	–	BITLEN_PT_2_H[5:0]					
Reset	–	–	0b000101					
Access Type	–	–	Write, Read					
	–	–	-					

BITFIELD	BITS	DESCRIPTION	DECODE
BITLEN_PT_2_H	5:0	High bits of custom UART bit length for pass-through UART Channel 2 Set this register to the UART bit length divided by 6.666ns (MSB 6 bits). Set BITLEN_MAN_CFG_1 (0x4F) to 2 to use this value.	0bXXXXXX: High bits of custom UART bit length for pass-through UART Channel 2

I2C_PT_4 (0x550)

BIT	7	6	5	4	3	2	1	0
Field	SRC_A_1[6:0]							–
Reset	0b0000000							–
Access Type	Write, Read							–
	-							–

BITFIELD	BITS	DESCRIPTION	DECODE
SRC_A_1	7:1	I^2C Address Translator Source A When I^2C device address matches SRC_A_1, internal I^2C master replaces the device address by DST_A_1 (0x551).	0bXXXXXXX: I^2C address translator source A

Maxim Confidential
Release to OEM Under NDA
Maxim Integrated Proprietary
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

I2C_PT_5 (0x551)

BIT	7	6	5	4	3	2	1	0
Field	DST_A_1[6:0]							–
Reset	0b0000000							–
Access Type	Write, Read							–
	-							–

BITFIELD	BITS	DESCRIPTION	DECODE
DST_A_1	7:1	I²C Address Translator Destination A See the description of SRC_A_1 (0x550).	0bXXXXXXX: I²C address translator destination A

I2C_PT_6 (0x552)

BIT	7	6	5	4	3	2	1	0
Field	SRC_B_1[6:0]							–
Reset	0b0000000							–
Access Type	Write, Read							–
	-							–

BITFIELD	BITS	DESCRIPTION	DECODE
SRC_B_1	7:1	I²C Address Translator Source B When I²C device address matches SRC_B_1, internal I²C master replaces the device address by DST_B_1 (0x553).	0bXXXXXXX: I²C address translator source B

I2C_PT_7 (0x553)

BIT	7	6	5	4	3	2	1	0
Field	DST_B_1[6:0]							–
Reset	0b0000000							–
Access Type	Write, Read							–
	-							–

BITFIELD	BITS	DESCRIPTION	DECODE
DST_B_1	7:1	I²C Address Translator Destination B See the description of SRC_B_1 (0x552).	0bXXXXXXX: I²C address translator destination B

I2C_PT_8 (0x554)

BIT	7	6	5	4	3	2	1	0
Field	SRC_A_2[6:0]							–
Reset	0b0000000							–
Access Type	Write, Read							–
	-							–

Maxim Confidential Release to Company Dedicated FAE Under NDA
Maxim Confidential Provided to China Mainland Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
SRC_A_2	7:1	I2C Address Translator Source A When I2C device address matches SRC_A_2, internal I2C master replaces the device address by DST_A_2 (0x555).	0bXXXXXXX: I2C address translator source A

I2C_PT_9 (0x555)

BIT	7	6	5	4	3	2	1	0
Field	DST_A_2[6:0]							–
Reset	0b0000000							–
Access Type	Write, Read							–
	-							–

BITFIELD	BITS	DESCRIPTION	DECODE
DST_A_2	7:1	I2C Address Translator Destination A See the description of SRC_A_2 (0x554).	0bXXXXXXX: I2C address translator destination A

I2C_PT_10 (0x556)

BIT	7	6	5	4	3	2	1	0
Field	SRC_B_2[6:0]							–
Reset	0b0000000							–
Access Type	Write, Read							–
	-							–

BITFIELD	BITS	DESCRIPTION	DECODE
SRC_B_2	7:1	I2C Address Translator Source B When I2C device address matches SRC_B_2, internal I2C master replaces the device address by DST_B_2 (0x557).	0bXXXXXXX: I2C address translator source B

I2C_PT_11 (0x557)

BIT	7	6	5	4	3	2	1	0
Field	DST_B_2[6:0]							–
Reset	0b0000000							–
Access Type	Write, Read							–
	-							–

BITFIELD	BITS	DESCRIPTION	DECODE
DST_B_2	7:1	I2C Address Translator Destination B See the description of SRC_B_2 (0x556).	0bXXXXXXX: I2C address translator destination B

Maxim Confidential
Release for Device Under NDA
Maxim Integrated Proprietary Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SSPLL_PREDEF (0x55B)

BIT	7	6	5	4	3	2	1	0
Field	CSI_SSPLL_FB_FRACTION_IN_L[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
CSI_SSPLL_FB_FRACTION_IN_L	7:0	Sets the fractional divider value for the SSPLL - Low Byte Expressed in 12-bit 2's complement form to represent ±1 feedback divider tuning.	0xXX: Low byte of 12-bit fractional divider value

SSPLL_PREDEF_EN (0x55C)

BIT	7	6	5	4	3	2	1	0
Field	SSPLL_SEL_BCLK_A[2:0]			CSI_SSPLL_FB_FRACTION_PREDEF_EN	CSI_SSPLL_FB_FRACTION_IN_H[3:0]			
Reset	0x4			0b1	0x0			
Access Type	Write, Read			Write, Read	Write, Read			
	-			-	-			

BITFIELD	BITS	DESCRIPTION	DECODE
SSPLL_SEL_BCLK_A	7:5	Selects BCLK, BCLK2X or BCLK4X as the reference for the SSPLL. AUTO should not be used in splitter mode.	0bXX0: BCLK 0bXX1: BCLK2x 0bX10: BCLK4x 0bX11: OCLK 0b1XX: AUTO
CSI_SSPLL_FB_FRACTION_PREDEF_EN	4	Uses internally calculated value for CSI_SSPLL_FB_FRACTION_IN_L/H Do not use this bit if programming SSPLL registers manually.	0b0: Use manully programmed values for CSI_SSPLL_FB_FRACTION_IN_L/H 0b1: Use internally calculated values for CSI_SSPLL_FB_FRACTION_IN_L/H
CSI_SSPLL_FB_FRACTION_IN_H	3:0	Sets the fractional divider value for the SSPLL - High Bits Expressed in12-bit 2's complement form to represent ±1 feedback divider tuning.	0bXXXX: High bits of 12-bit fractional divider value

HS_VS_X (0x55D)

BIT	7	6	5	4	3	2	1	0
Field	–	DE_DET_X	VS_DET_X	HS_DET_X	–	–	VS_POL_X	HS_POL_X
Reset	–	0b0	0b0	0b0	–	–	0b0	0b0
Access Type	–	Read Only	Read Only	Read Only	–	–	Read Only	Read Only
	–	-	-	-	–	–	-	-

Maxim Confidential Release to DMC Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
DE_DET_X	6	DE Activity is Detected on Channel X	0b0: DE is not detected 0b1: DE is detected
VS_DET_X	5	VS Activity is Detected on Channel X	0b0: VS is not detected 0b1: VS is detected
HS_DET_X	4	HS Activity is Detected on Channel X	0b0: HS is not detected 0b1: HS is detected
VS_POL_X	1	Detected VS Polarity on Channel X	0b0: Active low 0b1: Active high
HS_POL_X	0	Detected HS Polarity on Channel X	0b0: Active low 0b1: Active high

HS_VS_Y (0x55E)

BIT	7	6	5	4	3	2	1	0
Field	–	DE_DET_Y	VS_DET_Y	HS_DET_Y	–	–	VS_POL_Y	HS_POL_Y
Reset	–	0b0	0b0	0b0	–	–	0b0	0b0
Access Type	–	Read Only	Read Only	Read Only	–	–	Read Only	Read Only
	–	-	-	-	–	–	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
DE_DET_Y	6	DE Activity is Detected on Channel Y	0b0: DE is not detected 0b1: DE is detected
VS_DET_Y	5	VS Activity is Detected on Channel Y	0b0: VS is not detected 0b1: VS is detected
HS_DET_Y	4	HS Activity is Detected on Channel Y	0b0: HS is not detected 0b1: HS is detected
VS_POL_Y	1	Detected VS Polarity on Channel Y	0b0: Active low 0b1: Active high
HS_POL_Y	0	Detected HS Polarity on Channel Y	0b0: Active low 0b1: Active high

HS_VS_Z (0x55F)

BIT	7	6	5	4	3	2	1	0
Field	–	DE_DET_Z	VS_DET_Z	HS_DET_Z	–	–	VS_POL_Z	HS_POL_Z
Reset	–	0b0	0b0	0b0	–	–	0b0	0b0
Access Type	–	Read Only	Read Only	Read Only	–	–	Read Only	Read Only
	–	-	-	-	–	–	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
DE_DET_Z	6	DE Activity is Detected on Channel Z	0b0: DE is not detected 0b1: DE is detected
VS_DET_Z	5	VS Activity is Detected on Channel Z	0b0: VS is not detected 0b1: VS is detected
HS_DET_Z	4	HS Activity is Detected on Channel Z	0b0: HS is not detected 0b1: HS is detected
VS_POL_Z	1	Detected VS Polarity on Channel Z	0b0: Active low 0b1: Active high

Maxim confidential
Release to OEM Under NDA
Maxim Integrated Proprietary
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
HS_POL_Z	0	Detected HS Polarity on Channel Z	0b0: Active low 0b1: Active high

HS_VS_U (0x56A)

BIT	7	6	5	4	3	2	1	0
Field	–	DE_DET_U	VS_DET_U	HS_DET_U	–	–	VS_POL_U	HS_POL_U
Reset	–	0b0	0b0	0b0	–	–	0b0	0b0
Access Type	–	Read Only	Read Only	Read Only	–	–	Read Only	Read Only
	–	-	-	-	–	–	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
DE_DET_U	6	DE Activity is Detected on Channel U	0b0: DE is not detected 0b1: DE is detected
VS_DET_U	5	VS Activity is Detected on Channel U	0b0: VS is not detected 0b1: VS is detected
HS_DET_U	4	HS Activity is Detected on Channel U	0b0: HS is not detected 0b1: HS is detected
VS_POL_U	1	Detected VS Polarity on Channel U	0b0: Active low 0b1: Active high
HS_POL_U	0	Detected HS Polarity on Channel U	0b0: Active low 0b1: Active high

SSPLLB_PREDEF (0x56C)

BIT	7	6	5	4	3	2	1	0
Field	CSI_SSPLLB_FB_FRACTION_IN_L[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
CSI_SSPLLB_FB_FRACTION_IN_L	7:0	Sets the fractional divider value for the SSPLLB - Low Byte Expressed in 12-bit 2's complement form to represent ±1 feedback divider tuning.	0xXX: Low byte of 12-bit fractional divider value

SSPLLB_PREDEF_EN (0x56D)

BIT	7	6	5	4	3	2	1	0
Field	SSPLL_SEL_BCLK_B[2:0]			CSI_SSPLLB_FB_FRACTION_PREDEF_EN	CSI_SSPLLB_FB_FRACTION_IN_H[3:0]			
Reset	0x4			0b1	0x0			
Access Type	Write, Read			Write, Read	Write, Read			
	-			-	-			

Maxim Confidential
Release to DEMO under NDA
Maxim Integrated Proprietary
Provided to China Dedicated FAE Only under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
SSPLL_SEL_BCLK_B	7:5	Selects BCLK, BCLK2X or BCLK4X as the reference for the SSPLL. AUTO should not be used in splitter mode.	0b000: BCLK 0b001: BCLK2x 0b010: BCLK4x 0b011: OCLK 0b100: AUTO
CSI_SSPLLB_FB_FRACTION_PREDEF_EN	4	Uses internally calculated value for CSI_SSPLLB_FB_FRACTION_IN_L/H Do not use this bit if programming SSPLLB registers manually.	0b0: Use manully programmed values for CSI_SSPLLB_FB_FRACTION_IN_L/H 0b1: Use internally calculated values for CSI_SSPLLB_FB_FRACTION_IN_L/H
CSI_SSPLLB_FB_FRACTION_IN_H	3:0	Sets the fractional divider value for the SSPLLB - High Bits Expressed in12-bit 2's complement form to represent ±1 feedback divider tuning.	0bXXXX: High bits of 12-bit fractional divider value

SSPLL_DIV (0x56E)

BIT	7	6	5	4	3	2	1	0
Field	SSPLL_INDIV[4:0]					SSPLL_ODIV_EXP[2:0]		
Reset	0x0					0x00		
Access Type	Write, Read					Write, Read		
	-					-		

BITFIELD	BITS	DESCRIPTION	DECODE
SSPLL_INDIV	7:3	Manual Override Value for SSPLL Input Divider	0bXXXXX: Manual override value for SSPLL input divider
SSPLL_ODIV_EXP	2:0	Manual override value for SSPLL exponential output divider	0bXXX: Manual override value for SSPLL exponential output divider

SSPLL_DIV2 (0x56F)

BIT	7	6	5	4	3	2	1	0
Field	SSPLL_FB_DIV_L[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
SSPLL_FB_DIV_L	7:0	Manual Override Value for SSPLL Feedback Divider - LSB	0xXX: Low byte of manual override value for SSPLL feedback divider

Maxim Confidential
Release to OEM Under NDA
Maxim Integrated Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SSPLL_DIV3 (0x570)

BIT	7	6	5	4	3	2	1	0
Field	SSPLL_FB_DIV_H	SSPLL_FORCE_DIV	–	–	–	–	–	–
Reset	0x0	0x0	–	–	–	–	–	–
Access Type	Write, Read	Write, Read	–	–	–	–	–	–
	-	-	–	–	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
SSPLL_FB_DIV_H	7	Manual Override Value for SSPLL Feedback Divider MSB	0bXXX: High bit of mnual override value for SSPLL feedback divider
SSPLL_FORCE_DIV	6	Enables manual override for SSPLL divider values	0b0: Manual override disabled 0b1: Manual override enabled

SSPLL_DIV4 (0x571)

BIT	7	6	5	4	3	2	1	0
Field	SSPLLB_INDIV[4:0]					SSPLLB_ODIV_EXP[2:0]		
Reset	0x0					0x00		
Access Type	Write, Read					Write, Read		
	-					-		

BITFIELD	BITS	DESCRIPTION	DECODE
SSPLLB_INDIV	7:3	Manual override value for SSPLLB input divider	0xbXXXXX: Manual override value for SSPLLB input divider
SSPLLB_ODIV_EXP	2:0	Manual override value for SSPLLB exponential output divider	0bXXX: Manual override value for SSPLLB exponential output divider

SSPLL_DIV5 (0x572)

BIT	7	6	5	4	3	2	1	0
Field	SSPLLB_FB_DIV_L[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
SSPLLB_FB_DIV_L	7:0	Manual override value for SSPLLB feedback divider LSB	0xXX: Low byte of manual override value for SSPLLB feedback divider

Maxim Confidential
Release to DEMC Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SSPLL_DIV6 (0x573)

BIT	7	6	5	4	3	2	1	0
Field	SSPLLB_FB_DIV_H	SSPLLB_FORCE_DIV	–	–	–	–	–	–
Reset	0x0	0x0	–	–	–	–	–	–
Access Type	Write, Read	Write, Read	–	–	–	–	–	–
	-	-	–	–	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
SSPLLB_FB_DIV_H	7	Manual override value for SSPLLB feedback divider MSB	0bXXX: High bit of mnual override value for SSPLLB feedback divider
SSPLLB_FORCE_DIV	6	Enables manual override for SSPLLB divider values	0b0: Manual override disabled 0b1: Manual override enabled

G1_UART (0x574)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	–	G1_UART_ARB_TO	G1_UART_ARB_EN
Reset	–	–	–	–	–	–	0x0	0x1
Access Type	–	–	–	–	–	–	Write, Read	Write, Read
	–	–	–	–	–	–	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
G1_UART_ARB_TO	1	GMSL1 UART arbitration time-out value	0b0: 256us 0b1: 4ms
G1_UART_ARB_EN	0	Enables UART arbitration on GMSL1 reverse control channel links	0b0: 256us 0b1: 4ms

G1_I2C_0 (0x575)

BIT	7	6	5	4	3	2	1	0
Field	–	–	G1_SLV_SH[1:0]		–	G1_SLV_TO[2:0]		
Reset	–	–	0b10		–	0b101		
Access Type	–	–	Write, Read		–	Write, Read		
	–	–	-		–	-		

BITFIELD	BITS	DESCRIPTION	DECODE
G1_SLV_SH	5:4	GMSL1 I²C-to-I²C slave setup and hold time setting (setup, hold). Configures the interval between SDA and SCL transitions when driven by the internal I²C slave. Set this according to the I²C speed mode: Fast-mode Plus = 00 Fast-mode = 01 Standard-mode = 10	0b00: Fast-Mode Plus 0b01: Fast-Mode 0b10: Standard-Mode 0b11: Reserved

Maxim Confidential
Maxim Release to OEM Under NDA
Maxim Restricted Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
G1_SLV_TO	2:0	GMSL1 I²C-to-I²C slave timeout setting. Internal GMSL1 I²C slave times out after the configured duration if it does not receive any response while waiting for a packet from the remote device.	0b000: 16µs 0b001: 1ms 0b010: 2ms 0b011: 4ms 0b100: 8ms 0b101: 16ms 0b110: 32ms 0b111: Disabled

G1_I2C_2 (0x577)

BIT	7	6	5	4	3	2	1	0
Field	G1_SRC_A[6:0]							–
Reset	0x00							–
Access Type	Write, Read							–
	-							–

BITFIELD	BITS	DESCRIPTION	DECODE
G1_SRC_A	7:1	GMSL1 I²C Address Translator Source A When I²C device address matches G1_SRC_A, internal I_2C master (on remote side) replaces the device address with G1_DST_A.	0xXX: GMSL1 I²C Address Translator Source A

G1_I2C_3 (0x578)

BIT	7	6	5	4	3	2	1	0
Field	G1_DST_A[6:0]							–
Reset	0x00							–
Access Type	Write, Read							–
	-							–

BITFIELD	BITS	DESCRIPTION	DECODE
G1_DST_A	7:1	GMSL1 I²C Address Translator Destination A See the description of G1_SRC_A.	0xXX: GMSL1 I²C Address Translator Destination A

G1_I2C_4 (0x579)

BIT	7	6	5	4	3	2	1	0
Field	G1_SRC_B[6:0]							–
Reset	0x00							–
Access Type	Write, Read							–
	-							–

Maxim Confidential
Release to Demo Under NDA
Maxim Integrated Company Confidential FAE Under NDA
Provided to China Indicated

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
G1_SRC_B	7:1	GMSL1 I2C Address Translator Source B When I2C device address matches G1_SRC_A, internal I2C master (on remote side) replaces the device address with G1_DST_A.	0xXX: GMSL1 I2C Address Translator Source B

G1_I2C_5 (0x57A)

BIT	7	6	5	4	3	2	1	0
Field	G1_DST_B[6:0]							–
Reset	0x00							–
Access Type	Write, Read							–
	-							–

BITFIELD	BITS	DESCRIPTION	DECODE
G1_DST_B	7:1	GMSL1 I2C Address Translator Destination B See the description of G1_SRC_B.	0xXX: GMSL1 I2C Address Translator Destination B

PM_OV_STAT (0x57D)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	–	OV_LEVEL[1:0]	
Reset	–	–	–	–	–	–	0x1	
Access Type	–	–	–	–	–	–	Write, Read	
	–	–	–	–	–	–	-	

BITFIELD	BITS	DESCRIPTION	DECODE
OV_LEVEL	1:0	V_{DDSW} overvoltage comparator trip level V_{TRIP_OV}	0b00: 1.105V + V_{HYST_OV} 0b01: 1.124V + V_{HYST_OV} 0b10: 1.157V + V_{HYST_OV} 0b11: 1.184V + V_{HYST_OV}

GMSL1_2 (0x602)

BIT	7	6	5	4	3	2	1	0
Field	–	–	SSEN	–	–	–	–	–
Reset	–	–	0b0	–	–	–	–	–
Access Type	–	–	Write, Read	–	–	–	–	–
	–	–	-	–	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
SSEN	5	Enables Spread Spectrum	0b0: Spread spectrum disabled 0b1: Spread spectrum enabled

Maxim Confidential
Release to DFM Under NDA
Maxim Release Completely Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GMSL1_4 (0x604)

BIT	7	6	5	4	3	2	1	0
Field	SEREN	CLINKEN	PRBSEN	AUDIO_EN	–	–	REVCCEN	FWDCCEN
Reset	0b1	0b0	0b0	0x0	–	–	0b1	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	–	–	Write, Read	Write, Read
	-	-	-	-	–	–	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
SEREN	7	Enables Serialization	0b0: Disable serialization 0b1: Enable serialization
CLINKEN	6	Enables Configuration Link	0b0: Disable configuration link 0b1: Enable configuration link
PRBSEN	5	Enables PRBS Test (in HIBW mode set PRBS_TYPE = 0)	0b0: Set device normal operation 0b1: Enable PRBS test
AUDIO_EN	4	Enables Forward Audio Channel	0b0: Disable 0b1: Enable
REVCCEN	1	Enables reverse-control channel from deserializer	0b0: Disable reverse-control channel receiver 0b1: Enable reverse-control channel receiver
FWDCCEN	0	Enables forward-control channel to deserializer	0b0: Disable forward-control channel transmitter 0b1: Enable forward-control channel transmitter

GMSL1_5 (0x605)

BIT	7	6	5	4	3	2	1	0
Field	–	–	PRBS_LEN[1:0]		–	–	–	–
Reset	–	–	0b00		–	–	–	–
Access Type	–	–	Write, Read		–	–	–	–
	–	–	-		–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
PRBS_LEN	5:4	PRBS Test Length	0b00: Continuous 0b01: 167.1Mbits 0b10: 9.83Mbits 0b11: 1341.5Mbits

GMSL1_7 (0x607)

BIT	7	6	5	4	3	2	1	0
Field	DBL	HIBW	BWS	–	DRS	HVEN	–	PXL_CRC
Reset	0b0	0b0	0b0	–	0b0	0b0	–	0b0
Access Type	Write, Read	Write, Read	Write, Read	–	Write, Read	Write, Read	–	Write, Read
	-	-	-	–	-	-	–	-

BITFIELD	BITS	DESCRIPTION	DECODE
DBL	7	Double-Output Mode	0b0: Use single-rate output 0b1: Use double-rate output (2x word rate at 1/2x width)

Maxim Confidential
Release to Company Dedicated FAE UNDER NDA
Maxim Release to China Dedicated FAE UNDER NDA
Provided to EMC Limited

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
HIBW	6	Enables High-Bandwidth Mode	0b0: Disable high-bandwidth mode 0b1: Enable high-bandwidth mode (when BWS = 0)
BWS	5	Selects Bus-Width	0b0: Set bus width for 22-/24-bit bus, 24-/27-bit mode (depending on HIBW setting) 0b1: Set bus width for 30-bit bus (32-bit mode)
DRS	3	Selects Data-Rate	0b0: Use normal data rate output 0b1: Use 1/2 rate data output (for use with low data rates)
HVEN	2	Enables HS/VS Encoding	0b0: Disable HS/VS encoding 0b1: Enable HS/VS encoding
PXL_CRC	0	Pixel CRC Type	0b0: Use 1-bit parity (compatible with all devices) 0b1: Use 6-bit CRC

GMSL1_D (0x60D)

BIT	7	6	5	4	3	2	1	0
Field	I2C_LOC_ACK	–	–	–	–	–	–	LOC_CC_EN
Reset	0b0	–	–	–	–	–	–	0x1
Access Type	Write, Read	–	–	–	–	–	–	Write, Read
	-	–	–	–	–	–	–	-

BITFIELD	BITS	DESCRIPTION	DECODE
I2C_LOC_ACK	7	I^2C-to-I^2C slave generates local acknowledge when forward channel is not available	0b0: Disable local acknowledge when forward channel is not available 0b1: Enable local acknowledge when forward channel is not available
LOC_CC_EN	0	Enables GMSL1 Link B connection to SDA_RX, SCL_TX pins	0b0: Disable GMSL1 Link B connection 0b1: Enable GMSL1 Link B connection

GMSL1_F (0x60F)

BIT	7	6	5	4	3	2	1	0
Field	CNTL_IN_EN[4:0]					GPO_RX_EN	–	SET_GPO
Reset	0b01111					0b1	–	0b0
Access Type	Write, Read					Write, Read	–	Write, Read
	-					-	–	-

Maxim Confidential
Release to OEM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
CNTL_IN_EN	7:3	CNTL Input Enable for CNTL 0, 1, 2, 3, and 4.	0bXXXX0: CNTL 0 input disabled 0bXXXX1: CNTL 0 input enabled 0bXXX0X: CNTL 1 input disabled 0bXXX1X: CNTL 1 input enabled 0bXX0XX: CNTL 2 input disabled 0bXX1XX: CNTL 2 input enabled 0bX0XXX: CNTL 3 input disabled 0bX1XXX: CNTL 3 input enabled 0b0XXXX: CNTL 4 input disabled 0b1XXXX: CNTL 4 input enabled
GPO_RX_EN	2	Enables receiving GPO signal from reverse channel	0b0: GPO signal reception disabled 0b1: GPO signal reception enabled
SET_GPO	0	Sets GPO output high or low	0b0: Set GPO output low 0b1: Set GPO output high

GMSL1_11 (0x611)

BIT	7	6	5	4	3	2	1	0
Field	ERRG_RATE2[1:0]		ERRG_TYPE2[1:0]		ERRG_CNT2[1:0]		ERRG_PER2	ERRG_EN_G1
Reset	0b00		0b00		0b00		0b0	0b0
Access Type	Write, Read		Write, Read		Write, Read		Write, Read	Write, Read
	-		-		-		-	-

BITFIELD	BITS	DESCRIPTION	DECODE
ERRG_RATE2	7:6	Average Error-Generation Rate	0b00: Every 2,560 bits 0b01: Every 40,960 bits 0b10: Every 655,360 bit 0b11: Every 10,485,760 bits
ERRG_TYPE2	5:4	Type of generated errors	0b00: Single bit 0b01: Two 8b/10b symbols 0b10: Three 8b/10b symbols 0b11: Four 8b/10b symbols
ERRG_CNT2	3:2	Number of generated errors	0b00: Continuous 0b01: 16 0b10: 128 0b11: 1024
ERRG_PER2	1	Enables Periodic Error Generation	0b0: Periodic error generator disabled 0b1: Periodic error generator enabled
ERRG_EN_G1	0	Enables error generator	0b0: Disable error generator 0b1: Enable error generator

GMSL1_13 (0x613)

BIT	7	6	5	4	3	2	1	0
Field	NO_REM_MST	ALLOW_PKTCC	–	–	–	–	–	–
Reset	0b0	0b0	–	–	–	–	–	–
Access Type	Write, Read	Write, Read	–	–	–	–	–	–
	-	-	–	–	–	–	–	–

Maxim Confidential Release to OEM Under NDA
Maxim Integrated Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
NO_REM_MST	7	No Remote Master Indicator Set to 1 to indicate that there is no I2C master on remote side This (local) chip should ignore any I2C packet initiation (start condition) from remote side.	0b0: Do not ignore I2C packet initiation from remote master 0b1: Ignore I2C packet initiation from remote master
ALLOW_PKTCC	6	Allows Packet Control Channel Set this bit to 1 before turning on the packet-based control channel.	0b0: Do not allow packet control channel 0b1: Allow packet control channel

GMSL1_14 (0x614)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	I2C_TIMED_OUT2	CC_WBLOCK_LOST	REV_BIT_LOCK	CC_WBLOCK	REM_CCLOCK
Reset	–	–	–	0b0	0b0	0b0	0b0	0b0
Access Type	–	–	–	Read Only	Read Only	Read Only	Read Only	Read Only
	–	–	–	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
I2C_TIMED_OUT2	4	I2C Channel Timed Out	0b0: I2C channel not timed out 0b1: I2C channel timed out
CC_WBLOCK_LOST	3	Word-Boundary Lock Lost	0b0: Word-boundary lock not lost 0b1: Word-boundary lock lost
REV_BIT_LOCK	2	Reverse-Channel Bit Locked	0b0: Reverse-channel bit not locked 0b1: Reverse-channel bit locked
CC_WBLOCK	1	Control-Channel Word Boundary Lock	0b0: Control-channel word boundary not locked 0b1: Control-channel word boundary locked
REM_CCLOCK	0	Remote-Control Channel Locked	0b0: Remote control channel not locked 0b1: Remote control channel locked

GMSL1_15 (0x615)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	–	SEL_VESA	SEL_RGB888
Reset	–	–	–	–	–	–	0b1	0b1
Access Type	–	–	–	–	–	–	Write, Read	Write, Read
	–	–	–	–	–	–	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
SEL_VESA	1	VESA or OLDI mapping selection	0b0: OLDI mapping 0b1: VESA mapping
SEL_RGB888	0	Selects RGB888 bit mapping	0b0: Non-RGB888 0b1: RGB888

Maxim Confidential
Release to DEMC Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GMSL1_16 (0x616)

BIT	7	6	5	4	3	2	1	0
Field	–	MAX_RT_ERR	–	–	–	–	–	–
Reset	–	0b0	–	–	–	–	–	–
Access Type	–	Read Only	–	–	–	–	–	–
	–	-	–	–	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT_ERR	6	Maximum Retransmission Error Flag Cleared when read.	0b0: No control-channel retransmission error 0b1: Control-channel retransmission maximum limit reached

GMSL1_18 (0x61C)

BIT	7	6	5	4	3	2	1	0
Field	CC_I2C_RETR_CNT[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
CC_I2C_RETR_CNT	7:0	I^2C Packet Retransmit Count	0xXX: Number of I^2C packets retransmitted

GMSL1_19 (0x61D)

BIT	7	6	5	4	3	2	1	0
Field	CC_CRC_ERRCNT[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
CC_CRC_ERRCNT	7:0	Packet-Based Control-Channel CRC Error Counter	0xXX: Number of control-channel CRC errors

GMSL1_39 (0x638)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS24_I	CROSS24_F	CROSS24[4:0]				
Reset	–	0b0	0b0	0b11000				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

Maxim Confidential
Release to DFM Under NDA
Maxim Release Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS24_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS24_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS24	4:0	Maps incoming bit position set by this field to the outgoing bit position 24	0bXXXXX: Incoming bit position

GMSL1_3A (0x639)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS25_I	CROSS25_F	CROSS25[4:0]				
Reset	–	0b0	0b0	0b11001				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS25_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS25_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS25	4:0	Maps incoming bit position set by this field to the outgoing bit position 25	0bXXXXX: Incoming bit position

GMSL1_3B (0x63A)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS26_I	CROSS26_F	CROSS26[4:0]				
Reset	–	0b0	0b0	0b11010				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS26_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS26_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS26	4:0	Maps incoming bit position set by this field to the outgoing bit position 26	0bXXXXX: Incoming bit position

Maxim confidential
Release to DEMO under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GMSL1_3C (0x63B)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS27_I	CROSS27_F	CROSS27[4:0]				
Reset	–	0b0	0b0	0b11011				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS27_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS27_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS27	4:0	Maps incoming bit position set by this field to the outgoing bit position 27	0bXXXXX: Incoming bit position

GMSL1_3D (0x63C)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS28_I	CROSS28_F	CROSS28[4:0]				
Reset	–	0b0	0b0	0b11100				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS28_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS28_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS28	4:0	Maps incoming bit position set by this field to the outgoing bit position 28	0bXXXXX: Incoming bit position

GMSL1_3E (0x63D)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS29_I	CROSS29_F	CROSS29[4:0]				
Reset	–	0b0	0b0	0b11101				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS29_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS29_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS29	4:0	Maps incoming bit position set by this field to the outgoing bit position 29	0bXXXXX: Incoming bit position

GMSL1_3F (0x63E)

BIT	7	6	5	4	3	2	1	0
Field	–	CROSS30_I	CROSS30_F	CROSS30[4:0]				
Reset	–	0b0	0b0	0b11110				
Access Type	–	Write, Read	Write, Read	Write, Read				
	–	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS30_I	6	Inverts CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS30_F	5	Forces CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS30	4:0	Maps incoming bit position set by this field to the outgoing bit position 30	0bXXXXX: Incoming bit position

GMSL1_42 (0x642)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	MAX_RT_EN	I2C_RT_EN	GPI_COMP_EN	GPI_RT_EN	GPO_EN
Reset	–	–	–	0b1	0b1	0b0	0b1	0b1
Access Type	–	–	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
	–	–	–	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT_EN	4	Enables Maximum Retransmission Limit	0b0: Maximum retransmission limit disabled 0b1: Maximum retransmission limit enabled
I2C_RT_EN	3	Enables I^2C Retransmission	0b0: I^2C retransmission disabled 0b1: I^2C retransmission enabled
GPI_COMP_EN	2	Enables General-Purpose Input Compensation	0b0: GPI compensation disabled 0b1: GPI compensation enabled
GPI_RT_EN	1	Enables General-Purpose Input Pin	0b0: GPI pin disabled 0b1: GPI pin enabled
GPO_EN	0	Enables General-Purpose Output Pin	0b0: GPO pin disabled 0b1: GPO pin enabled

Maxim Confidential
Release to OEM/Reseller
Maxim Integrated Proprietary
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GMSL1_4D (0x64D)

BIT	7	6	5	4	3	2	1	0
Field	HIGHIMM	–	–	–	–	–	–	–
Reset	0b0	–	–	–	–	–	–	–
Access Type	Write, Read	–	–	–	–	–	–	–
	-	–	–	–	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
HIGHIMM	7	Reverse-Channel High-Immunity Mode	0b0: Reverse-channel high-immunity mode disabled 0b1: Reverse-channel high-immunity mode enabled

GMSL1_66 (0x666)

BIT	7	6	5	4	3	2	1	0
Field	–	–	PRBS_TYPE	REV_FAST	DIS_DE	–	–	–
Reset	–	–	0b1	0b0	0b0	–	–	–
Access Type	–	–	Write, Read	Write, Read	Write, Read	–	–	–
	–	–	-	-	-	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
PRBS_TYPE	5	PRBS Type Select (in HIBW mode, set PRBS_TYPE = 0)	0b0: GMSL legacy style PRBS test 0b1: MAX9272 style PRBS test
REV_FAST	4	Reverse-Channel Fast Mode	0b0: Disable reverse-channel fast mode 0b1: Enable reverse-channel fast mode
DIS_DE	3	Disables processing separate HS and DE signals	0b0: Enable processing separate HS and DE signals 0b1: Disable processing separate HS and DE signals

GMSL1_67 (0x667)

BIT	7	6	5	4	3	2	1	0
Field	CNTL_TRIG[1:0]		AUTO_CLINK	DE_RGB888_DBL	–	DBL_ALIGN_TO[2:0]		
Reset	0b00		0b0	0b0	–	0b111		
Access Type	Write, Read		Write, Read	Write, Read	–	Write, Read		
	-		-	-	–	-		

BITFIELD	BITS	DESCRIPTION	DECODE
CNTL_TRIG	7:6	Selects CNTL trigger of encoded packets in high-bandwidth mode	0b00: No trigger 0b01: Always trigger 0b10: Trigger when DE is low 0b11: Trigger when HS is low

Maxim Confidential
Release to DE Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Only Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
AUTO_CLINK	5	Automatic Control of Configuration Link	0b0: Enable configuration link only when CLINKEN = 1 and SEREN = 0 0b1: Automatically enable configuration link when SEREN = 1 and PCLKDET = 0
DE_RGB888_DBL	4	Selects DBL DE RGB888 processing mode	0b0: Regular DBL DE processing while mapping input 0b1: Process DBL DE for RGB888 mode while mapping input
DBL_ALIGN_TO	2:0	Double Alignment Mode	0b000: Align at each rising edge of HS and turn off the alignment after HS is low (MAX9286) 0b001: Reserved 0b010: Force align 0b011: Force align 0b100: Align at each rising edge of HS 0b101: Align at each rising edge of DE 0b110: Reserved 0b111: DBL-DBL mode with no alignment

GMSL1_68 (0x668)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	–	CC_CRC_LENGTH[1:0]	
Reset	–	–	–	–	–	–	0b01	
Access Type	–	–	–	–	–	–	Write, Read	
	–	–	–	–	–	–	-	

BITFIELD	BITS	DESCRIPTION	DECODE
CC_CRC_LENGTH	1:0	Control-Channel CRC Length	0b00: 1-bit 0b01: 5-bit 0b10: 8-bit 0b11: Reserved

GMSL1_96 (0x696)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	BYPASS_HVD_ALIGN	–	–	–
Reset	–	–	–	–	0b0	–	–	–
Access Type	–	–	–	–	Write, Read	–	–	–
	–	–	–	–	-	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
BYPASS_HVD_ALIGN	3	Bypass HS, VS, and DE alignment	0b0: Align HS, VS and DE 0b1: Bypass HS, VS and DE through alignment block

Maxim Confidential
Release to DEMO Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

GMSL1_99 (0x699)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	REV_FILT_EN	ALIGN_VS_MODE	ALIGN_INFO	–	–
Reset	–	–	–	0b0	0b1	0b1	–	–
Access Type	–	–	–	Write, Read	Write, Read	Write, Read	–	–
	–	–	–	-	-	-	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
REV_FILT_EN	4	Enables Reverse-Channel Digital Filter	0b0: Disable filter 0b1: Enable filter
ALIGN_VS_MODE	3	Processing mode while aligning VS in HIBW DBL mode	0b0: Send VSL 0b1: Send VSL or VSH
ALIGN_INFO	2	Sends alignment information through CNTL signals in HBIW mode	0b0: Do not send alignment information 0b1: Send alignment information

GMSL1_9A (0x69A)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	PKTCC_EN	–	–	–
Reset	–	–	–	–	0b0	–	–	–
Access Type	–	–	–	–	Write, Read	–	–	–
	–	–	–	–	-	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
PKTCC_EN	3	Enables packet-based control-channel mode, when enabled and the user enters sleep mode. Required to reduce MST_TO.	0b0: Disable packet-based control-channel mode 0b1: Enable packet-based control-channel mode

GMSL1_C8 (0x6C8)

BIT	7	6	5	4	3	2	1	0
Field	–	ALIGNING	I2C_ACK_RECVED	I2C_ACK_ACKED	–	–	–	–
Reset	–	0b0	0b0	0b0	–	–	–	–
Access Type	–	Read Only	Read Only	Read Only	–	–	–	–
	–	-	-	-	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
ALIGNING	6	Status of DBL Alignment	0b0: Not aligning 0b1: Aligning
I2C_ACK_RECVED	5	Remote Acknowledge Received	0b0: Remote acknowledge not received 0b1: Remote acknowledge received
I2C_ACK_ACKED	4	Remote ACK Acknowledged	0b0: Remote acknowledge not acknowledged 0b1: Remote ACK acknowledged

Maxim Confidential
Release to OEM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ASYM0 (0x700)

BIT	7	6	5	4	3	2	1	0
Field	M_A_L[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
M_A_L	7:0	Asymmetric Dual-View Total Pixel Count per Frame for Screen A LSB	0xXX: Asymmetric dual-view total pixel count per frame for Screen A LSB

ASYM1 (0x701)

BIT	7	6	5	4	3	2	1	0
Field	M_A_M[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
M_A_M	7:0	Asymmetric Dual-View Total Pixel Count per Frame for Screen A	0xXX: Asymmetric dual-view total pixel count per frame for Screen A

ASYM2 (0x702)

BIT	7	6	5	4	3	2	1	0
Field	M_A_H[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
M_A_H	7:0	Asymmetric Dual-View Total Pixel Count per Frame for Screen A MSB	0xXX: Asymmetric dual-view total pixel count per frame for Screen A MSB

ASYM3 (0x703)

BIT	7	6	5	4	3	2	1	0
Field	M_B_L[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
M_B_L	7:0	Asymmetric Dual-View Total Pixel Count per Frame for Screen B LSB	0xXX: Asymmetric dual-view total pixel count per frame for Screen B LSB

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Company Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ASYM4 (0x704)

BIT	7	6	5	4	3	2	1	0
Field	M_B_M[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
M_B_M	7:0	Asymmetric Dual-View Total Pixel Count per Frame for Screen B	0xXX: Asymmetric dual-view total pixel count per frame for Screen B

ASYM5 (0x705)

BIT	7	6	5	4	3	2	1	0
Field	M_B_H[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
M_B_H	7:0	Asymmetric Dual-View Total Pixel Count per Frame for Screen B MSB	0xXX: Asymmetric dual-view total pixel count per frame for Screen B MSB

ASYM6 (0x706)

BIT	7	6	5	4	3	2	1	0
Field	N_L[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
N_L	7:0	Asymmetric Dual-View Total Pixel Count per Frame for Superframe LSB	0xXX: Asymmetric dual-view total pixel count per frame for superframe LSB

ASYM7 (0x707)

BIT	7	6	5	4	3	2	1	0
Field	N_M[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
N_M	7:0	Asymmetric Dual-View Total Pixel Count per Frame for Superframe	0xXX: Asymmetric dual-view total pixel count per frame for superframe

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ASYM8 (0x708)

BIT	7	6	5	4	3	2	1	0
Field	N_H[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
N_H	7:0	Asymmetric Dual-View Total Pixel Count per Frame for Superframe MSB	0xXX: Asymmetric dual-view total pixel count per frame for superframe MSB

ASYM9 (0x709)

BIT	7	6	5	4	3	2	1	0
Field	X_OFF_WR_A_L[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
X_OFF_WR_A_L	7:0	Number of Pixels to Skip Before Writing when Receiving a New Line LSB	0xXX: Number of pixels to skip before writing when receiving a new line LSB

ASYM10 (0x70A)

BIT	7	6	5	4	3	2	1	0
Field	X_OFF_WR_A_H[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
X_OFF_WR_A_H	7:0	Number of Pixels to Skip Before Writing when Receiving a New Line MSB	0xXX: Number of pixels to skip before writing when receiving a new line MSB

ASYM11 (0x70B)

BIT	7	6	5	4	3	2	1	0
Field	X_MAX_A_L[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
X_MAX_A_L	7:0	Index of the Last Pixel of Screen A in the Superframe LSB	0xXX: Index of the last pixel of screen A in the superframe LSB

Maxim Confidential
Release to China Dedicated FAE Under NDA
Maxim Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ASYM12 (0x70C)

BIT	7	6	5	4	3	2	1	0
Field	X_MAX_A_H[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
X_MAX_A_H	7:0	Index of the last pixel of Screen A in the superframe	0xXX: Index of the last pixel of screen A in the superframe MSB

ASYM13 (0x70D)

BIT	7	6	5	4	3	2	1	0
Field	Y_MAX_A_L[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
Y_MAX_A_L	7:0	Index of the Last Line of Screen A in the Superframe LSB	0xXX: Index of the last line of Screen A in the superframe LSB

ASYM14 (0x70E)

BIT	7	6	5	4	3	2	1	0
Field	Y_MAX_A_H[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
Y_MAX_A_H	7:0	ndex of the last line of Screen A in the superframe MSB	0xXX: Index of the last line of Screen A in the superframe MSB

ASYM15 (0x70F)

BIT	7	6	5	4	3	2	1	0
Field	X_OFF_WR_B_L[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
X_OFF_WR_B_L	7:0	Number of Pixels to Skip before Writing when Receiving a New Line LSB	0xXX: Number of pixels to skip before writing when receiving a new line LSB

Maxim Confidential
Release to Company Dedicated FAE Under NDA
Maxim Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ASYM16 (0x710)

BIT	7	6	5	4	3	2	1	0
Field	X_OFF_WR_B_H[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
X_OFF_WR_B_H	7:0	Number of Pixels to Skip before Writing when Receiving a New Line MSB	0xXX: Number of pixels to skip before writing when receiving a new line MSB

ASYM17 (0x711)

BIT	7	6	5	4	3	2	1	0
Field	X_MAX_B_L[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
X_MAX_B_L	7:0	Index of the Last Pixel of Screen B in the Superframe LSB	0xXX: Index of the last pixel of Screen B in the superframe LSB

ASYM18 (0x712)

BIT	7	6	5	4	3	2	1	0
Field	X_MAX_B_H[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
X_MAX_B_H	7:0	Index of the Last Pixel of Screen B in the Superframe MSB	0xXX: Index of the last pixel of Screen B in the superframe LSB

ASYM19 (0x713)

BIT	7	6	5	4	3	2	1	0
Field	Y_MAX_B_L[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
Y_MAX_B_L	7:0	Index of the Last Line of Screen B in the Superframe LSB	0xXX: Index of the last line of Screen B in the superframe LSB

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ASYM20 (0x714)

BIT	7	6	5	4	3	2	1	0
Field	Y_MAX_B_H[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
Y_MAX_B_H	7:0	Index of the Last Line of Screen B in the Superframe LSB	0xXX: Index of the last line of Screen B in the superframe MSB

ASYM21 (0x715)

BIT	7	6	5	4	3	2	1	0
Field	FIFOLEVEL_A_L[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
FIFOLEVEL_A_L	7:0	Desired FIFO Level for Screen A Asymmetric Splitter LSB	0xXX: Desired FIFO level for Screen A asymmetric splitter LSB

ASYM22 (0x716)

BIT	7	6	5	4	3	2	1	0
Field	VS_INV_A	HS_INV_A	DE_INV_A	FIFOLEVEL_A_H[4:0]				
Reset	0b0	0b0	0b0	0x00				
Access Type	Write, Read	Write, Read	Write, Read	Write, Read				
	-	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
VS_INV_A	7	Inverts VSYNC output of Video-Timing Generator	0b0: Do not invert VS 0b1: Invert VS
HS_INV_A	6	Inverts HSYNC output of Video-Timing Generator	0b0: Do not invert HS 0b1: Invert HS
DE_INV_A	5	Inverts DE output of Video-Timing Generator	0b0: Do not invert DE 0b1: Invert DE
FIFOLEVEL_A_H	4:0	Desired FIFO Level for Screen A Asymmetric Splitter	0xXX: Desired FIFO level for Screen A asymmetric splitter MSB

Maxim Confidential
Released to DFM Under NDA
Maxim Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ASYM23 (0x717)

BIT	7	6	5	4	3	2	1	0
Field	FIFOLEVEL_B_L[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
FIFOLEVEL_B_L	7:0	Desired FIFO Level for Screen B Asymmetric Splitter LSB	0xXX: Desired FIFO level for Screen B asymmetric splitter LSB

ASYM24 (0x718)

BIT	7	6	5	4	3	2	1	0
Field	VS_INV_B	HS_INV_B	DE_INV_B	FIFOLEVEL_B_H[4:0]				
Reset	0b0	0b0	0b0	0x00				
Access Type	Write, Read	Write, Read	Write, Read	Write, Read				
	-	-	-	-				

BITFIELD	BITS	DESCRIPTION	DECODE
VS_INV_B	7	Inverts VSYNC output of Video-Timing Generator	0b0: Do not invert VS 0b1: Invert VS
HS_INV_B	6	Inverts HSYNC output of Video-Timing Generator	0b0: Do not invert HS 0b1: Invert HS
DE_INV_B	5	Inverts DE output of Video-Timing Generator	0b0: Do not invert DE 0b1: Invert DE
FIFOLEVEL_B_H	4:0	Desired FIFO Level for Screen B Asymmetric Splitter MSB	0xXX: Desired FIFO level for Screen B asymmetric splitter MSB

ASYM25 (0x719)

BIT	7	6	5	4	3	2	1	0
Field	LUT_TEMPLATE_SEL_B[3:0]				ASYM_WR_B_MUX	ASYM_EN_B	ASYM_EN_A	ASYM_START
Reset	0x0				0x0	0x0	0x0	0x0
Access Type	Write, Read				Write, Read	Write, Read	Write, Read	Write, Read
	-				-	-	-	-

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
LUT_TEMPLATE_SEL_B	7:4	Selects one of the predefined interfaces for asymmetric dual-view and line skip method or the lookup table (LUT) based method. Example: 3:2 selection means for every three lines in left image, write two lines from the right image and skip one line.	0x0: Use LUT 0x1: 1:1 0x2: 2:1 0x3: 3:1 0x4: 4:1 0x5: 3:2 0x6: 4:3 0x7: 5:2 0x8: 5:3 0x9: 8:5 0xA: 2:1 inverted
ASYM_WR_B_MUX	3	Feeds the second retime engine's memory from Pipeline Y instead of the superframe	0b0: Disabled 0b1: Enabled
ASYM_EN_B	2	Replaces Pipeline Y video with asymmetric dual-view Screen B	0b0: Do not replace Pipeline Y video 0b1: Replace Pipeline Y video with asymmetric dual-view Screen B
ASYM_EN_A	1	Replaces Pipeline X video with asymmetric dual-view Screen A	0b0: Do not replace Pipeline X video 0b1: Replace Pipeline X video with asymmetric dual-view Screen B
ASYM_START	0	Starts asymmetric dual-view splitter engine	0b0: Do not start asymmetric dual-view splitter engine 0b1: Replace Pipeline Y video with asymmetric dual-view Screen B

ASYM26 (0x71A)

BIT	7	6	5	4	3	2	1	0
Field	LUT_TEMPLATE_SEL_A[3:0]				ASYM_SF_VS_INV	–	–	–
Reset	0x0				0x0	–	–	–
Access Type	Write, Read				Write, Read	–	–	–
	-				-	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
LUT_TEMPLATE_SEL_A	7:4	Selects one of the predefined interfaces for asymmetric dual-view and line skip method or the LUT based method. Example: 3:2 selection means for every three lines in left image, write two lines from the right image and skip one line.	0x0: Use LUT of Screen A 0x1: 1:1 0x2: 2:1 0x3: 3:1 0x4: 4:1 0x5: 3:2 0x6: 4:3 0x7: 5:2 0x8: 5:3 0x9: 8:5 0xA: 2:1 inverted
ASYM_SF_VS_INV	3	Inverts VS at the input of the asymmetric dual-view engine	0b0: Do not invert VS 0b1: Invert VS

Maxim Confidential
Maxim Integrated Company Confidential
Release to DFM Vendor
Provided to Chris Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ASYM27 (0x71B)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	ASYM_UNDERFLOW_A	ASYM_UNDERFLOW_B	ASYM_OVERFLOW_A	ASYM_OVERFLOW_B
Reset	–	–	–	–	0x0	0x0	0x0	0x0
Access Type	–	–	–	–	Read Only	Read Only	Read Only	Read Only
	–	–	–	–	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_UNDERFLOW_A	3	Sticky Underflow Bit for Asymmetric Splitter A	0b0: No underflow 0b1: Underflow
ASYM_UNDERFLOW_B	2	Sticky Underflow Bit for Asymmetric Splitter B	0b0: No underflow 0b1: Underflow
ASYM_OVERFLOW_A	1	Sticky Overflow Bit for Asymmetric Splitter A	0b0: No overflow 0b1: Overflow
ASYM_OVERFLOW_B	0	Sticky Overflow Bit for Asymmetric Splitter B	0b0: No overflow 0b1: Overflow

ASYM25 (0x720, 0x750)

BIT	7	6	5	4	3	2	1	0
Field	VS_DLY_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VS_DLY_0	7:0	VS delay in terms of PCLK cycles The output VS is delayed by VS_DELAY cycles from the start. ([7:0])	0xXX: Least significant byte of VS delay

ASYM26 (0x721, 0x751)

BIT	7	6	5	4	3	2	1	0
Field	VS_DLY_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VS_DLY_1	7:0	VS delay in terms of PCLK cycles The output VS is delayed by VS_DELAY cycles from the start. (bits [15:8])	0xXX: Middle significant byte of VS delay

Maxim Confidential
Release Pending Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ASYM27 (0x722, 0x752)

BIT	7	6	5	4	3	2	1	0
Field	VS_DLY_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VS_DLY_2	7:0	VS delay in terms of PCLK cycles The output VS is delayed by VS_DELAY cycles from the start. (bits [23:16])	0xXX: Most significant byte of VS delay

ASYM28 (0x723, 0x753)

BIT	7	6	5	4	3	2	1	0
Field	VS_HIGH_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VS_HIGH_0	7:0	VS high period in terms of PCLK cycles (bits [7:0])	0xXX: Least significant byte of VS high period

ASYM29 (0x724, 0x754)

BIT	7	6	5	4	3	2	1	0
Field	VS_HIGH_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VS_HIGH_1	7:0	VS high period in terms of PCLK cycles (bits [15:8])	0xXX: Middle significant byte of VS high period

ASYM30 (0x725, 0x755)

BIT	7	6	5	4	3	2	1	0
Field	VS_HIGH_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VS_HIGH_2	7:0	VS high period in terms of PCLK cycles (bits [23:16])	0xXX: Most significant byte of VS high period

Maxim Confidential
Release to Be Under NDA
Maxim Integrated Company Confidential FAE Under NDA
Provided to China Dedicated

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ASYM31 (0x726, 0x756)

BIT	7	6	5	4	3	2	1	0
Field	VS_LOW_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VS_LOW_0	7:0	VS low period in terms of PCLK cycles (bits [7:0])	0xXX: Least significant byte of VS low period

ASYM32 (0x727, 0x757)

BIT	7	6	5	4	3	2	1	0
Field	VS_LOW_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VS_LOW_1	7:0	VS low period in terms of PCLK cycles (bits [15:8])	0xXX: Middle significant byte of VS low period

ASYM33 (0x728, 0x758)

BIT	7	6	5	4	3	2	1	0
Field	VS_LOW_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VS_LOW_2	7:0	VS low period in terms of PCLK cycles (bits [23:16])	0xXX: Most significant byte of VS low period

ASYM34 (0x729, 0x759)

BIT	7	6	5	4	3	2	1	0
Field	HS_DLY_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
HS_DLY_0	7:0	HS delay in terms of PCLK cycles The output HS is delayed by HS_DELAY cycles from the start. (bits [7:0])	0xXX: Least significant byte of VS delay

Maxim Confidential
Release to China Dedicated FAE Under NDA
Maxim Release to China Dedicated FAE Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ASYM35 (0x72A, 0x75A)

BIT	7	6	5	4	3	2	1	0
Field	HS_DLY_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
HS_DLY_1	7:0	HS delay in terms of PCLK cycles The output HS is delayed by HS_DELAY cycles from the start. (bits [15:8])	0xXX: Least significant byte of VS delay

ASYM36 (0x72B, 0x75B)

BIT	7	6	5	4	3	2	1	0
Field	HS_DLY_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
HS_DLY_2	7:0	HS delay in terms of PCLK cycles The output HS is delayed by HS_DELAY cycles from the start. (bits [23:16])	0xXX: Least significant byte of VS delay

ASYM37 (0x72C, 0x75C)

BIT	7	6	5	4	3	2	1	0
Field	HS_HIGH_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
HS_HIGH_0	7:0	HS high period in terms of PCLK cycles (bits [7:0])	0xXX: Least significant byte of HS high period

ASYM38 (0x72D, 0x75D)

BIT	7	6	5	4	3	2	1	0
Field	HS_HIGH_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Release to Maxim Integrated Company Dedicated FAE Under NDA
Maxim Integrated Company Confidential Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
HS_HIGH_1	7:0	HS high period in terms of PCLK cycles (bits [15:8])	0xXX: Most significant byte of HS high period

ASYM39 (0x72E, 0x75E)

BIT	7	6	5	4	3	2	1	0
Field	HS_LOW_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
HS_LOW_0	7:0	HS low period in terms of PCLK cycles (bits [7:0])	0xXX: Least significant byte of HS low period

ASYM40 (0x72F, 0x75F)

BIT	7	6	5	4	3	2	1	0
Field	HS_LOW_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
HS_LOW_1	7:0	HS low period in terms of PCLK cycles (bits [15:8])	0xXX: Most significant byte of HS low period

ASYM41 (0x730, 0x760)

BIT	7	6	5	4	3	2	1	0
Field	HS_CNT_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
HS_CNT_0	7:0	HS pulses per frame (bits [7:0])	0xXX: Least significant byte of HS pulses per frame

ASYM42 (0x731, 0x761)

BIT	7	6	5	4	3	2	1	0
Field	HS_CNT_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Release to OEM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
HS_CNT_1	7:0	HS pulses per frame bits ([15:8])	0xXX: Most significant byte of HS pulses per frame

ASYM43 (0x732, 0x762)

BIT	7	6	5	4	3	2	1	0
Field	HS_LLOW_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
HS_LLOW_0	7:0	HS long low period in terms of PCLK cycles (bits [7:0])	0xXX: Least significant byte of HS low period

ASYM44 (0x733, 0x763)

BIT	7	6	5	4	3	2	1	0
Field	HS_LLOW_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
HS_LLOW_1	7:0	HS long low period in terms of PCLK cycles (bits [15:8])	0xXX: Least significant byte of HS low period

ASYM45 (0x734, 0x764)

BIT	7	6	5	4	3	2	1	0
Field	HS_LLOW_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
HS_LLOW_2	7:0	HS long low period in terms of PCLK cycles (bits [23:16])	0xXX: Least significant byte of HS low period

ASYM46 (0x735, 0x765)

BIT	7	6	5	4	3	2	1	0
Field	DE_DLY_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
DE_DLY_0	7:0	DE delay in terms of PCLK cycles The output DE is delayed by DE_DELAY cycles from the start. (bits [7:0])	0xXX: Least significant byte of VS delay

ASYM47 (0x736, 0x766)

BIT	7	6	5	4	3	2	1	0
Field	DE_DLY_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DE_DLY_1	7:0	DE delay in terms of PCLK cycles The output DE is delayed by DE_DELAY cycles from the start. (bits [15:8])	0xXX: Least significant byte of VS delay

ASYM48 (0x737, 0x767)

BIT	7	6	5	4	3	2	1	0
Field	DE_DLY_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DE_DLY_2	7:0	DE delay in terms of PCLK cycles The output DE is delayed by DE_DELAY cycles from the start. (bits [23:16])	0xXX: Least significant byte of VS delay

ASYM49 (0x738, 0x768)

BIT	7	6	5	4	3	2	1	0
Field	DE_HIGH_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DE_HIGH_0	7:0	DE high period in terms of PCLK cycles (bits [7:0])	0xXX: Least significant byte of DE high period

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ASYM50 (0x739, 0x769)

BIT	7	6	5	4	3	2	1	0
Field	DE_HIGH_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DE_HIGH_1	7:0	DE high period in terms of PCLK cycles (bits [15:8])	0xXX: Most significant byte of DE high period

ASYM51 (0x73A, 0x76A)

BIT	7	6	5	4	3	2	1	0
Field	DE_LOW_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DE_LOW_0	7:0	DE low period in terms of PCLK cycles (bits [7:0])	0xXX: Least significant byte of DE low period

ASYM52 (0x73B, 0x76B)

BIT	7	6	5	4	3	2	1	0
Field	DE_LOW_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DE_LOW_1	7:0	DE low period in terms of PCLK cycles (bits [15:8])	0xXX: Most significant byte of DE low period

ASYM53 (0x73C, 0x76C)

BIT	7	6	5	4	3	2	1	0
Field	DE_CNT_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DE_CNT_0	7:0	Active lines per frame (bits [7:0])	0xXX: Least significant byte of DE pulses per frame

Maxim Confidential
Maxim Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

ASYM54 (0x73D, 0x76D)

BIT	7	6	5	4	3	2	1	0
Field	DE_CNT_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DE_CNT_1	7:0	Active lines per frame (bits [15:8])	0xXX: Most significant byte of DE pulses per frame

ASYM55 (0x73E, 0x76E)

BIT	7	6	5	4	3	2	1	0
Field	DE_LLOW_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DE_LLOW_0	7:0	DE long low period in terms of PCLK cycles (bits [7:0])	0xXX: Least significant byte of HS low period

ASYM56 (0x73F, 0x76F)

BIT	7	6	5	4	3	2	1	0
Field	DE_LLOW_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DE_LLOW_1	7:0	DE long low period in terms of PCLK cycles (bits [15:8])	0xXX: Least significant byte of HS low period

ASYM57 (0x740, 0x770)

BIT	7	6	5	4	3	2	1	0
Field	DE_LLOW_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
DE_LLOW_2	7:0	DE long low period in terms of PCLK cycles (bits [23:16])	0xXX: Least significant byte of HS low period

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Proprietary Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S0 (0x800)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_0	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line is to be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S1 (0x801)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_1	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S2 (0x802)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_2	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S3 (0x803)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_3	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S4 (0x804)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_4[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_4	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S5 (0x805)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_5[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_5	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S6 (0x806)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_6[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_6	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S7 (0x807)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_7[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential, Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_7	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S8 (0x808)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_8[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_8	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S9 (0x809)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_9[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_9	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SA (0x80A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SB (0x80B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_B	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SC (0x80C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_C	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SD (0x80D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_D	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SE (0x80E)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_E[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_E	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SF (0x80F)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_F[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_F	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S10 (0x810)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_10[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_10	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S11 (0x811)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_11[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mountain Only Under NDA
Maxim Integrated Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_11	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S12 (0x812)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_12[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_12	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S13 (0x813)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_13[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_13	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S14 (0x814)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_14[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_14	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S15 (0x815)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_15[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_15	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S16 (0x816)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_16[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mountain Only Under NDA
Maxim Integrated Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_16	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S17 (0x817)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_17[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_17	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S18 (0x818)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_18[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_18	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S19 (0x819)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_19[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_19	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S1A (0x81A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_1A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_1A	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S1B (0x81B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_1B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mobility Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_1B	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S1C (0x81C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_1C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_1C	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S1D (0x81D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_1D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_1D	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S1E (0x81E)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_1E[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_1E	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S1F (0x81F)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_1F[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_1F	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S20 (0x820)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_20[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_20	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S21 (0x821)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_21[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_21	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S22 (0x822)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_22[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_22	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S23 (0x823)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_23[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_23	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S24 (0x824)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_24[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_24	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S25 (0x825)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_25[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mountain Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_25	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S26 (0x826)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_26[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_26	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S27 (0x827)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_27[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_27	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S28 (0x828)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_28[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_28	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S29 (0x829)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_29[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_29	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S2A (0x82A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_2A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_2A	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S2B (0x82B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_2B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_2B	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S2C (0x82C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_2C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_2C	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S2D (0x82D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_2D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_2D	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S2E (0x82E)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_2E[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_2E	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S2F (0x82F)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_2F[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to Public Under NDA
Maxim Integrated Confidential, Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_2F	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S30 (0x830)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_30[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_30	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S31 (0x831)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_31[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_31	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S32 (0x832)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_32[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_32	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S33 (0x833)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_33[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_33	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S34 (0x834)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_34[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_34	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S35 (0x835)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_35[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_35	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S36 (0x836)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_36[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_36	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S37 (0x837)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_37[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_37	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S38 (0x838)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_38[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_38	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S39 (0x839)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_39[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mountain Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_39	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S3A (0x83A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_3A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_3A	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S3B (0x83B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_3B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_3B	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S3C (0x83C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_3C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_3C	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S3D (0x83D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_3D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_3D	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S3E (0x83E)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_3E[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_3E	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S3F (0x83F)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_3F[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_3F	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S40 (0x840)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_40[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_40	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S41 (0x841)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_41[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_41	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S42 (0x842)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_42[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_42	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S43 (0x843)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_43[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to Public Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_43	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S44 (0x844)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_44[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_44	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S45 (0x845)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_45[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_45	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S46 (0x846)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_46[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_46	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S47 (0x847)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_47[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_47	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S48 (0x848)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_48[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to Public Under NDA
Maxim Integrated Confidential, Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_48	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S49 (0x849)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_49[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_49	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S4A (0x84A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_4A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_4A	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S4B (0x84B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_4B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_4B	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S4C (0x84C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_4C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_4C	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S4D (0x84D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_4D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mfg Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_4D	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S4E (0x84E)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_4E[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_4E	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S4F (0x84F)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_4F[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_4F	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S50 (0x850)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_50[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_50	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S51 (0x851)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_51[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_51	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S52 (0x852)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_52[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_52	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S53 (0x853)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_53[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_53	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S54 (0x854)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_54[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_54	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S55 (0x855)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_55[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_55	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S56 (0x856)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_56[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_56	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S57 (0x857)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_57[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_57	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S58 (0x858)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_58[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_58	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S59 (0x859)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_59[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_59	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S5A (0x85A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_5A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_5A	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S5B (0x85B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_5B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_5B	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S5C (0x85C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_5C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mauritius Under NDA
Maxim Integrated Proprietary
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_5C	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S5D (0x85D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_5D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_5D	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S5E (0x85E)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_5E[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_5E	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S5F (0x85F)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_5F[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_5F	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S60 (0x860)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_60[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_60	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S61 (0x861)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_61[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_61	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S62 (0x862)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_62[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_62	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S63 (0x863)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_63[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_63	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S64 (0x864)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_64[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_64	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S65 (0x865)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_65[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_65	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S66 (0x866)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_66[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_66	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S67 (0x867)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_67[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_67	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S68 (0x868)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_68[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_68	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S69 (0x869)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_69[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_69	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S6A (0x86A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_6A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_6A	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S6B (0x86B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_6B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mauritius Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_6B	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S6C (0x86C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_6C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_6C	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S6D (0x86D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_6D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_6D	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S6E (0x86E)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_6E[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_6E	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S6F (0x86F)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_6F[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_6F	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S70 (0x870)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_70[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_70	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S71 (0x871)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_71[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_71	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S72 (0x872)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_72[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_72	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S73 (0x873)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_73[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_73	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S74 (0x874)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_74[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_74	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S75 (0x875)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_75[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mountain Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_75	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S76 (0x876)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_76[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_76	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S77 (0x877)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_77[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_77	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S78 (0x878)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_78[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_78	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S79 (0x879)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_79[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_79	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S7A (0x87A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_7A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mountain Only Under NDA
Maxim Integrated Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_7A	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S7B (0x87B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_7B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_7B	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S7C (0x87C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_7C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_7C	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S7D (0x87D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_7D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_7D	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S7E (0x87E)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_7E[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_7E	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S7F (0x87F)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_7F[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_7F	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S80 (0x880)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_80[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_80	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S81 (0x881)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_81[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_81	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S82 (0x882)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_82[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_82	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S83 (0x883)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_83[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_83	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S84 (0x884)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_84[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to Public Under NDA
Maxim Integrated Confidential, Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_84	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S85 (0x885)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_85[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_85	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S86 (0x886)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_86[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_86	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S87 (0x887)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_87[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_87	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S88 (0x888)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_88[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_88	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S89 (0x889)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_89[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to Public Under NDA
Maxim Integrated Confidential, Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_89	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S8A (0x88A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_8A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_8A	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S8B (0x88B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_8B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_8B	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S8C (0x88C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_8C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_8C	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S8D (0x88D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_8D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_8D	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S8E (0x88E)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_8E[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mfg Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_8E	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S8F (0x88F)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_8F[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_8F	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S90 (0x890)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_90[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_90	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S91 (0x891)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_91[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_91	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S92 (0x892)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_92[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_92	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S93 (0x893)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_93[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mountain Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_93	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S94 (0x894)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_94[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_94	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S95 (0x895)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_95[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_95	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S96 (0x896)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_96[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_96	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S97 (0x897)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_97[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_97	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S98 (0x898)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_98[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_98	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S99 (0x899)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_99[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_99	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S9A (0x89A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_9A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_9A	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S9B (0x89B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_9B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_9B	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S9C (0x89C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_9C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_9C	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S9D (0x89D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_9D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_9D	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S9E (0x89E)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_9E[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_9E	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S9F (0x89F)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_9F[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_9F	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SA0 (0x8A0)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A0	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SA1 (0x8A1)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A1	7:0	Asymmetric Dual-View Splitter Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SA2 (0x8A2)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mauritius Under NDA
Maxim Integrated Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A2	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SA3 (0x8A3)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A3	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SA4 (0x8A4)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A4[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A4	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SA5 (0x8A5)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A5[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A5	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SA6 (0x8A6)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A6[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A6	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SA7 (0x8A7)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A7[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mountain Only Under NDA
Maxim Integrated Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A7	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SA8 (0x8A8)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A8[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A8	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SA9 (0x8A9)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A9[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A9	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SAA (0x8AA)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_AA[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_AA	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SAB (0x8AB)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_AB[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_AB	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SAC (0x8AC)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_AC[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mountain Only Under NDA
Maxim Integrated Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_AC	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SAD (0x8AD)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_AD[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_AD	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SAE (0x8AE)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_AE[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_AE	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SAF (0x8AF)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_AF[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_AF	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SB0 (0x8B0)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_B0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_B0	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SB1 (0x8B1)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_B1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mfg Under NDA
Maxim Integrated Proprietary
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_B1	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SB2 (0x8B2)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_B2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_B2	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SB3 (0x8B3)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_B3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_B3	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SB4 (0x8B4)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_B4[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_B4	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SB5 (0x8B5)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_B5[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_B5	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SB6 (0x8B6)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_B6[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mobility Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_B6	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SB7 (0x8B7)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_B7[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_B7	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SB8 (0x8B8)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_B8[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_B8	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SB9 (0x8B9)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_B9[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_B9	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SBA (0x8BA)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_BA[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_BA	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SBB (0x8BB)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_BB[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Material Under NDA
Maxim Integrated Confidential Only
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_BB	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SBC (0x8BC)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_BC[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_BC	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SBD (0x8BD)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_BD[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_BD	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SBE (0x8BE)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_BE[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_BE	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SBF (0x8BF)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_BF[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_BF	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SC0 (0x8C0)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_C0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mfg Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_C0	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SC1 (0x8C1)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_C1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_C1	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SC2 (0x8C2)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_C2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_C2	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SC3 (0x8C3)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_C3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_C3	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SC4 (0x8C4)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_C4[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_C4	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SC5 (0x8C5)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_C5[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mfg Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_C5	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SC6 (0x8C6)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_C6[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_C6	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SC7 (0x8C7)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_C7[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_C7	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SC8 (0x8C8)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_C8[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_C8	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SC9 (0x8C9)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_C9[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_C9	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SCA (0x8CA)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_CA[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mfg Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_CA	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SCB (0x8CB)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_CB[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_CB	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SCC (0x8CC)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_CC[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_CC	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SCD (0x8CD)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_CD[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_CD	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SCE (0x8CE)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_CE[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_CE	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SCF (0x8CF)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_CF[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Material Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_CF	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SD0 (0x8D0)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_D0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_D0	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SD1 (0x8D1)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_D1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_D1	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SD2 (0x8D2)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_D2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_D2	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SD3 (0x8D3)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_D3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_D3	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SD4 (0x8D4)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_D4[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mfg Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_D4	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SD5 (0x8D5)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_D5[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_D5	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SD6 (0x8D6)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_D6[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_D6	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SD7 (0x8D7)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_D7[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_D7	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SD8 (0x8D8)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_D8[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_D8	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SD9 (0x8D9)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_D9[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mfg Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_D9	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SDA (0x8DA)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_DA[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_DA	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SDB (0x8DB)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_DB[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_DB	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SDC (0x8DC)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_DC[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_DC	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SDD (0x8DD)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_DD[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_DD	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SDE (0x8DE)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_DE[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Under NDA
Maxim Integrated Confidential, Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_DE	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SDF (0x8DF)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_DF[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_DF	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SE0 (0x8E0)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_E0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_E0	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SE1 (0x8E1)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_E1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_E1	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SE2 (0x8E2)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_E2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_E2	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SE3 (0x8E3)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_E3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to Public Under NDA
Maxim Integrated Confidential, Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_E3	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SE4 (0x8E4)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_E4[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_E4	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SE5 (0x8E5)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_E5[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_E5	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SE6 (0x8E6)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_E6[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_E6	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SE7 (0x8E7)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_E7[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_E7	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SE8 (0x8E8)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_E8[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mountain Under NDA
Maxim Integrated Proprietary
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_E8	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SE9 (0x8E9)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_E9[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_E9	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SEA (0x8EA)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_EA[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_EA	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SEB (0x8EB)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_EB[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_EB	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SEC (0x8EC)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_EC[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_EC	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SED (0x8ED)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_ED[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Material Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_ED	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SEE (0x8EE)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_EE[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_EE	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SEF (0x8EF)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_EF[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_EF	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SF0 (0x8F0)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_F0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_F0	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SF1 (0x8F1)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_F1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_F1	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SF2 (0x8F2)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_F2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mauritius Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_F2	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SF3 (0x8F3)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_F3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_F3	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SF4 (0x8F4)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_F4[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_F4	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SF5 (0x8F5)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_F5[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_F5	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SF6 (0x8F6)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_F6[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_F6	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SF7 (0x8F7)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_F7[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_F7	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SF8 (0x8F8)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_F8[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_F8	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SF9 (0x8F9)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_F9[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_F9	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SFA (0x8FA)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_FA[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_FA	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SFB (0x8FB)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_FB[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_FB	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SFC (0x8FC)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_FC[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mountain Under NDA
Maxim Integrated Proprietary
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_FC	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SFD (0x8FD)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_FD[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_FD	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

SFE (0x8FE)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_FE[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_FE	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SFF (0x8FF)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_FF[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_FF	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S100 (0x900)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_100[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_100	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S101 (0x901)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_101[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_101	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S102 (0x902)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_102[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_102	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S103 (0x903)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_103[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_103	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S104 (0x904)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_104[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_104	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S105 (0x905)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_105[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_105	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S106 (0x906)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_106[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DHC Under NDA
Maxim Integrated Confidential, Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_106	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S107 (0x907)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_107[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_107	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S108 (0x908)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_108[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_108	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S109 (0x909)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_109[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_109	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S10A (0x90A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_10A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_10A	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S10B (0x90B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_10B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Motion Only Under NDA
Maxim Integrated Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_10B	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S10C (0x90C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_10C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_10C	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

S10D (0x90D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_10D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_10D	7:0	Asymmetric Dual-View Splitter Screen B Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen B line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S0 (0x1000)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_0	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S1 (0x1001)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_1	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S2 (0x1002)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_2	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S3 (0x1003)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_3	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S4 (0x1004)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_4[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_4	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S5 (0x1005)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_5[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_5	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S6 (0x1006)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_6[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_6	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S7 (0x1007)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_7[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DHC Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_7	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S8 (0x1008)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_8[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_8	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S9 (0x1009)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_9[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_9	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SA (0x100A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_A	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SB (0x100B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_B	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SC (0x100C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Motion Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_C	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SD (0x100D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_D	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SE (0x100E)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_E[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_E	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SF (0x100F)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_F[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_F	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S10 (0x1010)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_10[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_10	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S11 (0x1011)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_11[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_11	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S12 (0x1012)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_12[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_12	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S13 (0x1013)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_13[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_13	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S14 (0x1014)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_14[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_14	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S15 (0x1015)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_15[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_15	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S16 (0x1016)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_16[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim confidential
Released to DH Under NDA
Maxim Integrated Confidential, Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_16	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S17 (0x1017)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_17[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_17	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S18 (0x1018)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_18[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_18	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S19 (0x1019)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_19[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_19	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S1A (0x101A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_1A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_1A	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S1B (0x101B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_1B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DEMO Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_1B	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S1C (0x101C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_1C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_1C	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S1D (0x101D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_1D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_1D	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S1E (0x101E)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_1E[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_1E	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S1F (0x101F)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_1F[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_1F	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S20 (0x1020)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_20[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_20	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S21 (0x1021)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_21[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_21	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S22 (0x1022)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_22[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_22	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S23 (0x1023)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_23[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_23	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S24 (0x1024)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_24[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_24	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S25 (0x1025)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_25[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim confidential
Released to DFM Under NDA
Maxim Integrated Confidential, Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_25	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S26 (0x1026)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_26[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_26	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S27 (0x1027)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_27[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_27	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S28 (0x1028)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_28[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_28	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S29 (0x1029)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_29[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_29	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S2A (0x102A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_2A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_2A	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S2B (0x102B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_2B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_2B	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S2C (0x102C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_2C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_2C	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S2D (0x102D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_2D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_2D	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S2E (0x102E)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_2E[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_2E	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S2F (0x102F)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_2F[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_2F	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S30 (0x1030)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_30[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_30	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S31 (0x1031)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_31[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_31	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S32 (0x1032)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_32[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_32	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S33 (0x1033)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_33[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_33	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S34 (0x1034)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_34[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim confidential
Released to DFM Under NDA
Maxim Integrated Confidential, Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_34	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S35 (0x1035)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_35[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_35	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S36 (0x1036)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_36[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_36	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S37 (0x1037)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_37[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_37	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S38 (0x1038)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_38[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_38	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S39 (0x1039)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_39[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_39	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S3A (0x103A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_3A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_3A	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S3B (0x103B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_3B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_3B	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S3C (0x103C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_3C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_3C	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S3D (0x103D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_3D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_3D	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S3E (0x103E)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_3E[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to Demo Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_3E	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S3F (0x103F)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_3F[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_3F	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S40 (0x1040)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_40[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_40	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S41 (0x1041)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_41[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_41	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S42 (0x1042)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_42[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_42	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S43 (0x1043)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_43[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_43	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S44 (0x1044)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_44[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_44	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S45 (0x1045)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_45[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_45	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S46 (0x1046)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_46[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_46	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S47 (0x1047)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_47[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_47	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S48 (0x1048)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_48[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DHQ Under NDA
Maxim Integrated Confidential, Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_48	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S49 (0x1049)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_49[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_49	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S4A (0x104A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_4A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_4A	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S4B (0x104B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_4B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_4B	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S4C (0x104C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_4C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_4C	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S4D (0x104D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_4D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_4D	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S4E (0x104E)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_4E[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_4E	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S4F (0x104F)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_4F[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_4F	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S50 (0x1050)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_50[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_50	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S52 (0x1052)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_52[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_52	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S53 (0x1053)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_53[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_53	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S54 (0x1054)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_54[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_54	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S55 (0x1055)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_55[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_55	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S56 (0x1056)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_56[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_56	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S57 (0x1057)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_57[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_57	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S58 (0x1058)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_58[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_58	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S59 (0x1059)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_59[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_59	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S5A (0x105A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_5A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_5A	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S5B (0x105B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_5B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_5B	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S5C (0x105C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_5C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_5C	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S5D (0x105D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_5D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_5D	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S5E (0x105E)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_5E[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_5E	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S5F (0x105F)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_5F[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_5F	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S60 (0x1060)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_60[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_60	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S61 (0x1061)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_61[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_61	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S62 (0x1062)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_62[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Modules Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_62	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S63 (0x1063)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_63[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_63	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S64 (0x1064)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_64[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_64	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S65 (0x1065)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_65[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_65	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S66 (0x1066)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_66[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_66	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S67 (0x1067)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_67[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_67	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S68 (0x1068)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_68[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_68	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S69 (0x1069)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_69[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_69	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S6A (0x106A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_6A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_6A	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S6B (0x106B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_6B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_6B	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S6C (0x106C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_6C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DEMO Under NDA
Maxim Integrated Confidential, Only Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_6C	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S6D (0x106D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_6D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_6D	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S6E (0x106E)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_6E[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_6E	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S6F (0x106F)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_6F[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_6F	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S70 (0x1070)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_70[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_70	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S71 (0x1071)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_71[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_71	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S72 (0x1072)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_72[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_72	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S73 (0x1073)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_73[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_73	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S74 (0x1074)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_74[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_74	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S75 (0x1075)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_75[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_75	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S76 (0x1076)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_76[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Modules Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_76	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S77 (0x1077)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_77[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_77	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S78 (0x1078)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_78[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_78	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S79 (0x1079)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_79[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_79	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S7A (0x107A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_7A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_7A	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S7B (0x107B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_7B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to Public Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_7B	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S7C (0x107C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_7C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_7C	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S7D (0x107D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_7D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_7D	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S7E (0x107E)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_7E[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_7E	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S7F (0x107F)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_7F[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_7F	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S80 (0x1080)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_80[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_80	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S81 (0x1081)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_81[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_81	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S82 (0x1082)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_82[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_82	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S83 (0x1083)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_83[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_83	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S84 (0x1084)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_84[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_84	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S85 (0x1085)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_85[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_85	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S86 (0x1086)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_86[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_86	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S87 (0x1087)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_87[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_87	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S88 (0x1088)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_88[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_88	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S89 (0x1089)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_89[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_89	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S8A (0x108A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_8A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_8A	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S8B (0x108B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_8B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_8B	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S8C (0x108C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_8C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_8C	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S8D (0x108D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_8D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_8D	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S8E (0x108E)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_8E[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_8E	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S8F (0x108F)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_8F[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_8F	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S90 (0x1090)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_90[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_90	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S91 (0x1091)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_91[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_91	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S92 (0x1092)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_92[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_92	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S93 (0x1093)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_93[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_93	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S94 (0x1094)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_94[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DHC Under NDA
Maxim Integrated Proprietary
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_94	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S95 (0x1095)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_95[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_95	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S96 (0x1096)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_96[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_96	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S97 (0x1097)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_97[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_97	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S98 (0x1098)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_98[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_98	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S99 (0x1099)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_99[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim confidential
Released to DFM Under NDA
Maxim Integrated Confidential, Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_99	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S9A (0x109A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_9A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_9A	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S9B (0x109B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_9B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_9B	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S9C (0x109C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_9C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_9C	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S9D (0x109D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_9D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_9D	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S9E (0x109E)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_9E[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_9E	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S9F (0x109F)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_9F[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_9F	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SA0 (0x10A0)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_A0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_A0	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SA1 (0x10A1)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_A1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_A1	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SA2 (0x10A2)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_A2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_A2	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SA3 (0x10A3)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_A3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DEMO Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_A3	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SA4 (0x10A4)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_A4[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_A4	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SA5 (0x10A5)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_A5[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_A5	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SA6 (0x10A6)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_A6[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_A6	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SA7 (0x10A7)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_A7[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_A7	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SA8 (0x10A8)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_A8[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DEMO Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_A8	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SA9 (0x10A9)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_A9[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_A9	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SAA (0x10AA)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_AA[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_AA	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SAB (0x10AB)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_AB[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_AB	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SAD (0x10AD)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_AD[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_AD	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SAE (0x10AE)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_AE[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_AE	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SAF (0x10AF)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_AF[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_AF	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SB0 (0x10B0)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_B0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_B0	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SB1 (0x10B1)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_B1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_B1	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SB2 (0x10B2)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_B2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_B2	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SB3 (0x10B3)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_B3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_B3	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SB4 (0x10B4)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_B4[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_B4	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SB5 (0x10B5)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_B5[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_B5	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SB6 (0x10B6)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_B6[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_B6	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SB7 (0x10B7)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_B7[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_B7	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SB8 (0x10B8)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_B8[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DEMO Under NDA
Maxim Integrated Confidential, Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_B8	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SB9 (0x10B9)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_B9[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_B9	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SBA (0x10BA)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_BA[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_BA	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SBB (0x10BB)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_BB[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_BB	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SBC (0x10BC)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_BC[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_BC	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SBD (0x10BD)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_BD[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_BD	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SBE (0x10BE)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_BE[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_BE	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SBF (0x10BF)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_BF[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_BF	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SC0 (0x10C0)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_C0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_C0	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SC1 (0x10C1)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_C1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_C1	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SC2 (0x10C2)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_C2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_C2	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SC3 (0x10C3)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_C3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_C3	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SC4 (0x10C4)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_C4[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_C4	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SC5 (0x10C5)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_C5[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_C5	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SC6 (0x10C6)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_C6[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_C6	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SC7 (0x10C7)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_C7[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential, Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_C7	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SC8 (0x10C8)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_C8[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_C8	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SC9 (0x10C9)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_C9[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_C9	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SCA (0x10CA)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_CA[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_CA	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SCB (0x10CB)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_CB[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_CB	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SCC (0x10CC)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_CC[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential, Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_CC	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SCD (0x10CD)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_CD[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_CD	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SCE (0x10CE)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_CE[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_CE	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SCF (0x10CF)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_CF[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_CF	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SD0 (0x10D0)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_D0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_D0	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SD1 (0x10D1)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_D1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_D1	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SD2 (0x10D2)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_D2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_D2	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SD3 (0x10D3)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_D3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_D3	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SD4 (0x10D4)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_D4[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_D4	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SD5 (0x10D5)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_D5[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_D5	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SD6 (0x10D6)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_D6[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_D6	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SD7 (0x10D7)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_D7[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_D7	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SD8 (0x10D8)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_D8[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_D8	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SD9 (0x10D9)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_D9[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_D9	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SDA (0x10DA)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_DA[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_DA	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SDB (0x10DB)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_DB[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Motion Only Under NDA
Maxim Integrated Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_DB	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SDC (0x10DC)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_DC[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_DC	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SDD (0x10DD)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_DD[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_DD	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SDE (0x10DE)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_DE[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_DE	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SDF (0x10DF)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_DF[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_DF	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SE0 (0x10E0)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_E0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential, Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_E0	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SE1 (0x10E1)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_E1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_E1	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SE2 (0x10E2)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_E2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_E2	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SE3 (0x10E3)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_E3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_E3	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SE4 (0x10E4)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_E4[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_E4	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SE5 (0x10E5)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_E5[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_E5	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SE6 (0x10E6)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_E6[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_E6	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SE7 (0x10E7)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_E7[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_E7	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SE8 (0x10E8)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_E8[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_E8	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SE9 (0x10E9)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_E9[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_E9	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SEA (0x10EA)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_EA[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Motion Only
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_EA	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SEB (0x10EB)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_EB[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_EB	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SEC (0x10EC)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_EC[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_EC	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SED (0x10ED)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_ED[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_ED	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SEE (0x10EE)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_EE[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_EE	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SEF (0x10EF)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_EF[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to Public Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_EF	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SF0 (0x10F0)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_F0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_F0	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SF1 (0x10F1)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_F1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_F1	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SF2 (0x10F2)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_F2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_F2	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SF3 (0x10F3)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_F3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_F3	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SF4 (0x10F4)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_F4[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to Public Under NDA
Maxim Integrated Confidential Only
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_F4	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SF5 (0x10F5)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_F5[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_F5	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SF6 (0x10F6)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_F6[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_F6	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SF7 (0x10F7)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_F7[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_F7	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SF8 (0x10F8)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_F8[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_F8	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SF9 (0x10F9)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_F9[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DHMotion Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_F9	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SFA (0x10FA)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_FA[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_FA	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SFB (0x10FB)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_FB[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_FB	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Proprietary
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

SFC (0x10FC)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_FC[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_FC	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SFD (0x10FD)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_FD[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_FD	7:0	Asymmetric Dual-View Splitter Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SFE (0x10FE)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_FE[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_FE	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

SFF (0x10FF)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_FF[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_FF	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S100 (0x1100)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_100[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_100	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S101 (0x1101)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_101[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_101	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S102 (0x1102)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_102[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_102	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S103 (0x1103)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_103[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Motion Only Under NDA
Maxim Integrated Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_103	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S104 (0x1104)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_104[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_104	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S105 (0x1105)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_105[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_105	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S106 (0x1106)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_106[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_106	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S107 (0x1107)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_107[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_107	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S108 (0x1108)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_108[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DH Mfg Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_108	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S109 (0x1109)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_109[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_109	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S10A (0x110A)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_10A[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_10A	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

Maxim Confidential
Release to Device Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

S10B (0x110B)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_10B[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_10B	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S10C (0x110C)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_10C[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_10C	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

S10D (0x110D)

BIT	7	6	5	4	3	2	1	0
Field	ASYM_DV_LUT_A_10D[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Released to DHC Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ASYM_DV_LUT_A_10D	7:0	Asymmetric Dual-View Splitter Screen A Line-Skip Pattern. From LSB to MSB, every bit indicates whether or not that line should be written to the input memory. 0 is a write, 1 is a skip.	0xXX: Asymmetric dual-view splitter screen A line-skip pattern

RLMS3 (0x1403, 0x1503)

BIT	7	6	5	4	3	2	1	0
Field	AdaptEn	–	–	–	–	–	–	–
Reset	0b0	–	–	–	–	–	–	–
Access Type	Write, Read	–	–	–	–	–	–	–
	-	–	–	–	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
AdaptEn	7	Enables Adapt Process	0b0: Manual adaptation process disabled 0b1: Manual adaptation process enabled

RLMS4 (0x1404, 0x1504)

BIT	7	6	5	4	3	2	1	0
Field	EOM_CHK_AMOUNT[3:0]				EOM_CHK_THR[1:0]		EOM_PER_MODE	EOM_EN
Reset	0x4				0b10		0b1	0b1
Access Type	Write, Read				Write, Read		Write, Read	Write, Read
	-				-		-	-

BITFIELD	BITS	DESCRIPTION	DECODE
EOM_CHK_AMOUNT	7:4	A factor (N) used to select the order of number of observations in each eye-monitor window. N is used in the equation: Observations = $6.29 \times 10^{(N+2)}$	0xX: N factor
EOM_CHK_THR	3:2	Eye-opening monitor number of error bits to allow in a measurement window.	0b00: Allow no errors 0b01: Allow one error 0b10: Allow two errors 0b11: Allow three errors
EOM_PER_MODE	1	Enables Eye-Opening Monitor Periodic Mode	0b0: Eye-opening monitor periodic mode disabled 0b1: Eye-opening monitor periodic mode enabled
EOM_EN	0	Enables Eye-Opening Monitor	0b0: Eye-opening monitor disabled 0b1: Eye-opening monitor enabled

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Confidential
Provided to Chiliz Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

RLMS5 (0x1405, 0x1505)

BIT	7	6	5	4	3	2	1	0
Field	EOM_MAN_TRG_REQ	EOM_MIN_THR[6:0]						
Reset	0b0	0b0010000						
Access Type	Write Only	Write, Read						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
EOM_MAN_TRG_REQ	7	Eye-Opening Monitor Manual Trigger For use when periodic mode is disabled.	0b0: No action 0b1: EOM manual trigger request
EOM_MIN_THR	6:0	The EOM minimum threshold as defined by the equation: Eye-opening percentage = EOM_MIN_THR/ 64. If the value is zero the EOM is disabled.	0bXXXXXXX: EOM minimum threshold factor

RLMS6 (0x1406, 0x1506)

BIT	7	6	5	4	3	2	1	0
Field	EOM_PV_MODE	EOM_RST_THR[6:0]						
Reset	0b1	0b0000000						
Access Type	Write, Read	Write, Read						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
EOM_PV_MODE	7	Eye-opening is measured vertically or horizontally	0b0: Vertical opening mode 0b1: Horizontal opening mode
EOM_RST_THR	6:0	The EOM refresh threshold as defined by the equation: Eye-opening percentage = EOM_MIN_THR/ 64. If the value is zero the EOM is disabled.	0bXXXXXXX: EOM refresh threshold factor

RLMS7 (0x1407, 0x1507)

BIT	7	6	5	4	3	2	1	0
Field	EOM_DONE	EOM[6:0]						
Reset	0b0	0b0000000						
Access Type	Read Only	Read Only						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
EOM_DONE	7	Eye-Opening Monitor Measurement Done	0b0: EOM not complete 0b1: EOM complete
EOM	6:0	Last completed EOM observation.	0bXXXXXXX: EOM measurement result

Maxim Confidential
Maxim Release to DFM Under NDA
Maxim Released to DFM Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

RLMS34 (0x1434, 0x1534)

BIT	7	6	5	4	3	2	1	0
Field	EyeMonPerCntL[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
EyeMonPerCntL	7:0	Eye-Monitor Period Count (RxClk20) LSB	0xXX: Eye-monitor period count (least significant byte)

RLMS35 (0x1435, 0x1535)

BIT	7	6	5	4	3	2	1	0
Field	EyeMonPerCntH[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
EyeMonPerCntH	7:0	Eye-Monitor Period Count (RxClk20) MSB	0xXX: Eye-monitor period count (most significant byte)

RLMS37 (0x1437, 0x1537)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	EyeMonDone	EyeMonCntClr	EyeMonStart	EyeMonPh	EyeMonDPol
Reset	–	–	–	0b0	0b0	0b0	0b0	0b0
Access Type	–	–	–	Read Only	Write Only	Write Only	Write, Read	Write, Read
	–	–	–	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
EyeMonDone	4	Eye-Monitor Period Done (read-only, reset on start).	0b0: Eye-monitor data collection not complete 0b1: Eye-monitor data collection complete
EyeMonCntClr	3	Eye-Monitor Error/Valid Count Clear (one-shot) Read-back is EyeMonClrPL from long pulse generation.	0b0: NA 0b1: Clear eye-monitor data collection counters
EyeMonStart	2	Eye-Monitor Start (one-shot) Readback is EyeMonStClrPL from long pulse generation for both start and clear.	0b0: NA 0b1: Start eye-monitor data collection
EyeMonPh	1	Eye-Monitor Phase	0b0: Eye-monitor search early phase 1b0: Eye-monitor search late phase
EyeMonDPol	0	Eye-Monitor Data Polarity	0b0: Eye-monitor search for ones 1b0: Eye-monitor search for zeros

Maxim Confidential Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

RLMS38 (0x1438, 0x1538)

BIT	7	6	5	4	3	2	1	0
Field	EyeMonErrCntL[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
EyeMonErrCntL	7:0	Eye-Monitor Error Count (Read-only)	0xXX: Eye-monitor error count (least significant byte)

RLMS39 (0x1439, 0x1539)

BIT	7	6	5	4	3	2	1	0
Field	EyeMonErrCntH[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
EyeMonErrCntH	7:0	Eye-Monitor Error Count (Read-only)	0xXX: Eye-monitor error count (most significant byte)

RLMS3A (0x143A, 0x153A)

BIT	7	6	5	4	3	2	1	0
Field	EyeMonValCntL[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
EyeMonValCntL	7:0	Eye-Monitor Valid (hit) Count (Read-only)	0xXX: Eye-monitor valid count (least significant byte)

RLMS3B (0x143B, 0x153B)

BIT	7	6	5	4	3	2	1	0
Field	EyeMonValCntH[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
EyeMonValCntH	7:0	Eye-Monitor Valid (hit) Count (Read-only)	0xXX: Eye-monitor valid count (most significant byte)

Maxim Confidential Release to DFM Under NDA
Maxim Release to China Dedicated FAE Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

RLMS3D (0x143D, 0x153D)

BIT	7	6	5	4	3	2	1	0
Field	ErrChPh[6:0]							ErrChPhTogEn
Reset	0b0000000							0b1
Access Type	Read Only							Write, Read
	-							-

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChPh	7:1	Error-Channel Phase Command (Read-only)	0bXXXXXXX: 5.6 degrees per step
ErrChPhTogEn	0	Enables Error-Channel Phase Toggle	0: Use primary phase only 1: Auto toggle phase between primary and secondary

RLMS3E (0x143E, 0x153E)

BIT	7	6	5	4	3	2	1	0
Field	ErrChPhSecTA	ErrChPhSec[6:0]						
Reset	0b1	0b0110011						
Access Type	Write, Read	Write, Read						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChPhSecTA	7	Error-Channel Phase Secondary Timing Adjust	0b0: Timing adjust disabled 0b1: Timing adjust enabled
ErrChPhSec	6:0	A 7-bit phase command used for eye monitoring and used during adaptation by the error channel. Value: 7'h3A	0bXXXXXXX: Error channel phase secondary (odd)

RLMS3F (0x143F, 0x153F)

BIT	7	6	4	3	2	1	0
Field	ErrChPhPriTA	ErrChPhPri[6:0]					
Reset	0b0	0b1110010					
Access Type	Write, Read	Write, Read					
		-					

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChPhPriTA	7	Error-Channel Phase Primary Timing Adjust	0b0: Timing adjust disabled 0b1: Timing adjust enabled
ErrChPhPri	6:0	A 7-bit phase command used for eye monitoring and used during adaptation by the error channel. Value 7'h79	0bXXXXXXX: Error channel phase primary (even)

Maxim Confidential
Release to OEM under NDA
Maxim Integrated Proprietary
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

RLMS49 (0x1449, 0x1549)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	ErrChPwrUp	–	–
Reset	–	–	–	–	–	0b0	–	–
Access Type	–	–	–	–	–	Write, Read	–	–
	–	–	–	–	–	-	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChPwrUp	2	Error-Channel Power-Up	0b0: Error-channel power disabled 0b1: Error-channel power enabled

RLMS58 (0x1458, 0x1558)

BIT	7	6	5	4	3	2	1	0
Field	–	ErrChVTh1[6:0]						
Reset	–	0b0101000						
Access Type	–	Write, Read						
	–	-						

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChVTh1	6:0	Error-Channel Threshold Voltage for Ones	0bXXXXXXX: Format: {sign, Magnitude[5:0]} where sign: 1 = negative, 0 = positive Magnitude:: binary amplitude 4.7mV per count

RLMS59 (0x1459, 0x1559)

BIT	7	6	5	4	3	2	1	0
Field	–	ErrChVTh0[6:0]						
Reset	–	0b1101000						
Access Type	–	Write, Read						
	–	-						

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChVTh0	6:0	Error-Channel Threshold Voltage for Zeros	0bXXXXXXX: Format: {sign, Magnitude[5:0]} where sign: 1 = negative, 0 = positive Magnitude:: binary amplitude 4.7mV per count

RLMS64 (0x1464, 0x1564)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	–	TxSSCMode[1:0]	
Reset	–	–	–	–	–	–	0b00	
Access Type	–	–	–	–	–	–	Write, Read	
	–	–	–	–	–	–	-	

Maxim confidential
Release to DFM under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAT Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
TxSSCMode	1:0	Tx Spread-Spectrum Mode	0b00: No spread-spectrum (manual phase) 0b01: Center spread 0b10: Reserved 0b11: Reserved

RLMS70 (0x1470, 0x1570)

BIT	7	6	5	4	3	2	1	0
Field	–	TxSSCFrqCtrl[6:0]						
Reset	–	0b0000001						
Access Type	–	Write, Read						
	–	-						

BITFIELD	BITS	DESCRIPTION	DECODE
TxSSCFrqCtrl	6:0	Tx Spread-Spectrum Frequency Control	0bXXXXXXX: Tx spread-spectrum center frequency control

RLMS71 (0x1471, 0x1571)

BIT	7	6	5	4	3	2	1	0
Field	–	TxSSCCenSprSt[5:0]						TxSSCEn
Reset	–	0b000001						0b0
Access Type	–	Write, Read						Write, Read
	–	-						-

BITFIELD	BITS	DESCRIPTION	DECODE
TxSSCCenSprSt	6:1	Tx Spread-Spectrum Center Spread Startup Ccontrol	0bXXXXXX: Tx spread-spectrum center spread startup control
TxSSCEn	0	Enables Tx Spread-Spectrum	0b0: Tx spread-spectrum disabled 0b1: Tx spread-spectrum enabled

RLMS72 (0x1472, 0x1572)

BIT	7	6	5	4	3	2	1	0
Field	TxSSCPreSclL[7:0]							
Reset	0xCF							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
TxSSCPreSclL	7:0	Tx Spread-Spectrum Frequency Prescaler Low Byte	0xXX: Tx spread-spectrum frequency prescaler low byte

Maxim Confidential
Release to China Dedicated FAE Under NDA
Maxim Integrated Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

RLMS73 (0x1473, 0x1573)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	TxSSCPreSclH[2:0]		
Reset	–	–	–	–	–	0b000		
Access Type	–	–	–	–	–	Write, Read		
	–	–	–	–	–	-		

BITFIELD	BITS	DESCRIPTION	DECODE
TxSSCPreSclH	2:0	Tx Spread-Spectrum Frequency Prescaler High Bits	0bXXX: Tx spread-spectrum frequency prescaler high bits

RLMS74 (0x1474, 0x1574)

BIT	7	6	5	4	3	2	1	0
Field	TxSSCPhL[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
TxSSCPhL	7:0	Tx Spread-Spectrum Interpolator Phase Low Byte	0xXX: Tx spread-spectrum frequency interpolator phase low byte

RLMS75 (0x1475, 0x1575)

BIT	7	6	5	4	3	2	1	0
Field	–	TxSSCPhH[6:0]						
Reset	–	0b00						
Access Type	–	Write, Read						
	–	-						

BITFIELD	BITS	DESCRIPTION	DECODE
TxSSCPhH	6:0	Tx Spread-Spectrum Interpolator Phase	0bXXXXXXX: Tx spread-spectrum frequency interpolator phase high bits

RLMS76 (0x1476, 0x1576)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	–	TxSSCPhQuad[1:0]	
Reset	–	–	–	–	–	–	0b00	
Access Type	–	–	–	–	–	–	Write, Read	
	–	–	–	–	–	–	-	

BITFIELD	BITS	DESCRIPTION	DECODE
TxSSCPhQuad	1:0	Tx Spread-Spectrum Interpolator Phase Quadrant	0bXX: Tx spread-spectrum interpolator phase quadrant

Maxim Confidential Release to DFM Under NDA
Maxim Released Company Confidential Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

RLMS95 (0x1495, 0x1595)

BIT	7	6	5	4	3	2	1	0
Field	TxAmplMan En	–	TxAmplMan[5:0]					
Reset	0b0	–	0b101001					
Access Type	Write, Read	–	Write, Read					
	-	–	-					

BITFIELD	BITS	DESCRIPTION	DECODE
TxAmplManEn	7	Tx Amplitude-Manual Override	0b0: Do not manually override Tx amplitude 0b1: Manually override Tx amplitude
TxAmplMan	5:0	Tx Amplitude	0bXXXXXX: Binary amplitude 10mV per count

RLMSA4 (0x14A4, 0x15A4)

BIT	7	6	5	4	3	2	1	0
Field	AEQ_PER_MULT[1:0]		AEQ_PER[5:0]					
Reset	0b10		0b111101					
Access Type	Write, Read		Write, Read					
	-		-					

BITFIELD	BITS	DESCRIPTION	DECODE
AEQ_PER_MULT	7:6	Adaptive EQ Period Multiplier	0b00: 1ms 0b01: 4ms 0b10: 16ms 0b11: 64ms
AEQ_PER	5:0	Adaptive EQ Period Periodic adaptation is disabled when value is 0. Adaptive EQ period is (AEQ_PER value times AEQ_PER_MULT).	0bXXXXXX: Only zeros have a special meaning. See description

RLMSAC (0x14AC, 0x15AC)

BIT	7	6	5	4	3	2	1	0
Field	ErrChPhSecTAFR3G	ErrChPhSecFR3G[6:0]						
Reset	0b1	0b1001101						
Access Type	Write, Read	Write, Read						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChPhSecTAFR3G	7	Error-Channel Phase Secondary Timing Adjust	0b0: Timing adjust disabled 0b1: Timing adjust enabled
ErrChPhSecFR3G	6:0	Seven-bit phase command used for eye monitoring and used during adaptation by the error channel. (fast receive, secondary phase, 3Gbps)	0bXXXXXXX: 7'h4D

Maxim Confidential
Maxim Release to DFM Under NDA
Maxim Integrated Only
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

RLMSAD (0x14AD, 0x15AD)

BIT	7	6	5	4	3	2	1	0
Field	ErrChPhPriTAFR3G	ErrChPhPriFR3G[6:0]						
Reset	0b0	0b0001101						
Access Type	Write, Read	Write, Read						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChPhPriTAFR3G	7	Error Channel-Phase Primary Timing Adjust	0b0: Timing adjust disabled 0b1: Timing adjust enabled
ErrChPhPriFR3G	6:0	Seven-bit phase command used for eye monitoring and used during adaptation by the error channel. (fast receive, primary phase, 3Gbps)	0bXXXXXXX: 7'h0D

RLMSAE (0x14AE, 0x15AE)

BIT	7	6	5	4	3	2	1	0
Field	ErrChPhSecTAFR1G5	ErrChPhSecFR1G5[6:0]						
Reset	0b1	0b1001110						
Access Type	Write, Read	Write, Read						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChPhSecTAFR1G5	7	Error Channel-Phase Secondary Timing Adjust	0b0: Timing adjust disabled 0b1: Timing adjust enabled
ErrChPhSecFR1G5	6:0	Seven-bit phase command used for eye monitoring and used during adaptation by the error channel. (fast receive, secondary phase, 3.5Gbps)	0bXXXXXXX: 7'h4E

RLMSAF (0x14AF, 0x15AF)

BIT	7	6	5	4	3	2	1	0
Field	ErrChPhPriTAFR1G5	ErrChPhPriFR1G5[6:0]						
Reset	0b0	0b0001111						
Access Type	Write, Read	Write, Read						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChPhPriTAFR1G5	7	Error Channel-Phase Primary Timing Adjust	0b0: Timing adjust disabled 0b1: Timing adjust enabled
ErrChPhPriFR1G5	6:0	Seven-bit phase command used for eye monitoring and used during adaptation by the error channel. (fast receive, primary phase, 3.5Gbps)	0bXXXXXXX: 7'h0F

Maxim Confidential
Maxim Released to DFM Only
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

RLMSB0 (0x14B0, 0x15B0)

BIT	7	6	5	4	3	2	1	0
Field	ErrChPhSecTASR1G5	ErrChPhSecSR1G5[6:0]						
Reset	0b1	0b0110100						
Access Type	Write, Read	Write, Read						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChPhSecTASR1G5	7	Error Channel-Phase Secondary Timing Adjust	0b0: Timing adjust disabled 0b1: Timing adjust enabled
ErrChPhSecSR1G5	6:0	Seven-bit phase command used for eye monitoring and used during adaptation by the error channel. (slow receive, secondary phase, 3.5Gbps)	0bXXXXXXX: 7'h34

RLMSB1 (0x14B1, 0x15B1)

BIT	7	6	5	4	3	2	1	0
Field	ErrChPhPriTASR1G5	ErrChPhPriSR1G5[6:0]						
Reset	0b0	0b1110011						
Access Type	Write, Read	Write, Read						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChPhPriTASR1G5	7	Error Channel-Phase Primary Timing Adjust	0b0: Timing adjust disabled 0b1: Timing adjust enabled
ErrChPhPriSR1G5	6:0	Seven-bit phase command used for eye monitoring and used during adaptation by the error channel. (slow receive, primary phase, 3.5Gbps)	0bXXXXXXX: 7'h73

RLMSB2 (0x14B2, 0x15B2)

BIT	7	6	5	4	3	2	1	0
Field	ErrChPhSecTASRG75	ErrChPhSecSRG75[6:0]						
Reset	0b1	0b0111110						
Access Type	Write, Read	Write, Read						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChPhSecTASRG75	7	Adjusts Error Channel-Phase Secondary Timing	0b0: Timing adjust disabled 0b1: Timing adjust enabled
ErrChPhSecSRG75	6:0	Seven-bit phase command used for eye monitoring and used during adaptation by the error channel. (slow receive, secondary phase, 750Mbps)	0bXXXXXXX: 7'h3E

Maxim Confidential
Maxim Release to DEM Under NDA
Maxim Release to Only Dedicated FAE Under NDA
Provided to China

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

RLMSB3 (0x14B3, 0x15B3)

BIT	7	6	5	4	3	2	1	0
Field	ErrChPhPriTASRG75	ErrChPhPriSRG75[6:0]						
Reset	0b0	0b1111101						
Access Type	Write, Read	Write, Read						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChPhPriTASRG75	7	Adjusts Error Channel-Phase Primary Timing	0b0: Tx spread-spectrum disabled 0b1: Tx spread-spectrum enabled
ErrChPhPriSRG75	6:0	Seven-bit phase command used for eye monitoring and used during adaptation by the error channel. (slow receive, primary phase, 750Mbps)	0bXXXXXXX: 7'h7D

RLMSB4 (0x14B4, 0x15B4)

BIT	7	6	5	4	3	2	1	0
Field	ErrChPhSecTASRG375	ErrChPhSecSRG375[6:0]						
Reset	0b1	0b0111100						
Access Type	Write, Read	Write, Read						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChPhSecTASRG375	7	Adjusts Error Channel-Phase Secondary Timing	0b0: Timing adjust disabled 0b1: Timing adjust enabled
ErrChPhSecSRG375	6:0	Seven-bit phase command used for eye monitoring and used during adaptation by the error channel. (slow receive, secondary phase, 375Mbps)	0bXXXXXXX: 7'h3C

RLMSB5 (0x14B5, 0x15B5)

BIT	7	6	5	4	3	2	1	0
Field	ErrChPhPriTASRG375	ErrChPhPriSRG375[6:0]						
Reset	0b0	0b1111011						
Access Type	Write, Read	Write, Read						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChPhPriTASRG375	7	Adjusts Error Channel-Phase Primary Timing	0b0: Timing adjust disabled 0b1: Timing adjust enabled

Maxim Confidential
Released for DFM Modeling Only
Provided to China Dedicated FAE Under NDA
Maxim Integrated Confidential Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChPhPriSRG375	6:0	Seven-bit phase command used for eye monitoring and used during adaptation by the error channel. (slow receive, primary phase, 375Mbps)	0bXXXXXXX: 7'h7B

RLMSB6 (0x14B6, 0x15B6)

BIT	7	6	5	4	3	2	1	0
Field	ErrChPhSecTASRG1875	ErrChPhSecSRG1875[6:0]						
Reset	0b1	0b0111011						
Access Type	Write, Read	Write, Read						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChPhSecTASRG1875	7	Adjusts Error Channel-Phase Secondary Timing	0b0: Timing adjust disabled 0b1: Timing adjust enabled
ErrChPhSecSRG1875	6:0	Seven-bit phase command used for eye monitoring and used during adaptation by the error channel. (slow receive, secondary phase, 187.5Mbps)	0bXXXXXXX: 7'h3B

RLMSB7 (0x14B7, 0x15B7)

BIT	7	6	5	4	3	2	1	0
Field	ErrChPhPriTASRG1875	ErrChPhPriSRG1875[6:0]						
Reset	0b0	0b1111010						
Access Type	Write, Read	Write, Read						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChPhPriTASRG1875	7	Adjusts Error Channel-Phase Primary Timing	0b0: Timing adjust disabled 0b1: Timing adjust enabled
ErrChPhPriSRG1875	6:0	Seven-bit phase command used for eye monitoring and used during adaptation by the error channel. (slow receive, primary phase, 187.5Mbps)	0bXXXXXXX: 7'h7A

HDCP_DES0 (0x1676, 0x1776)

BIT	7	6	5	4	3	2	1	0
Field	AH_DES_REG_OFFSET_L[7:0]							
Reset	0x80							
Access Type	Write, Read							
	-							

Maxim Confidential Release to DEMUnder NDA
Maxim Integrated Company Dedicated FAE Under NDA
Provided to Omnia

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
AH_DES_REG_OFFSET_L	7:0	Low byte of the register offset of the HDCP register block of the paired deserializer.	0xXX: Low byte of register offset

HDCP_DES1 (0x1677, 0x1777)

BIT	7	6	5	4	3	2	1	0
Field	AH_DES_REG_OFFSET_H[7:0]							
Reset	0x16							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
AH_DES_REG_OFFSET_H	7:0	High byte of the register offset of the HDCP register block of the paired deserializer.	0xXX: High byte of register offset

HDCP_AS0 (0x1678, 0x1778)

BIT	7	6	5	4	3	2	1	0
Field	ASEED_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASEED_0	7:0	Optional seed for internal random number generator.	0xXX: Byte 0 (LSB) of the internal random number generator seed

HDCP_AS1 (0x1679, 0x1779)

BIT	7	6	5	4	3	2	1	0
Field	ASEED_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASEED_1	7:0	Optional seed for internal random number generator.	0xXX: Byte 1 of the internal random number generator seed

Maxim Confidential
Release to China Dedicated FAE Under NDA
Maxim Confidential
Released to China Dedicated FAE Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_AS2 (0x167A, 0x177A)

BIT	7	6	5	4	3	2	1	0
Field	ASEED_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASEED_2	7:0	Optional seed for internal random number generator.	0xXX: Byte 2 of the internal random number generator seed

HDCP_AS3 (0x167B, 0x177B)

BIT	7	6	5	4	3	2	1	0
Field	ASEED_3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASEED_3	7:0	Optional seed for internal random number generator.	0xXX: Byte 3 of the internal random number generator seed

HDCP_AS4 (0x167C, 0x177C)

BIT	7	6	5	4	3	2	1	0
Field	ASEED_4[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
ASEED_4	7:0	Optional seed for internal random number generator.	0xXX: Byte 4 (MSB) of the internal random number generator seed

HDCP_TX0 (0x1680, 0x1780)

BIT	7	6	5	4	3	2	1	0
Field	GMSL_BKSV_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
GMSL_BKSV_0	7:0	HDCP Receiver KSV	0xXX: Byte 0 (LSB) of the HDCP receiver KSV

Maxim Confidential
Maxim Release to DFM Under NDA
Maxim Released to Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX1 (0x1681, 0x1781)

BIT	7	6	5	4	3	2	1	0
Field	GMSL_BKSV_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
GMSL_BKSV_1	7:0	HDCP Receiver KSV	0xXX: Byte 1 of the HDCP receiver KSV

HDCP_TX2 (0x1682, 0x1782)

BIT	7	6	5	4	3	2	1	0
Field	GMSL_BKSV_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
GMSL_BKSV_2	7:0	HDCP Receiver KSV	0xXX: Byte 2 of the HDCP receiver KSV

HDCP_TX3 (0x1683, 0x1783)

BIT	7	6	5	4	3	2	1	0
Field	GMSL_BKSV_3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
GMSL_BKSV_3	7:0	HDCP Receiver KSV	0xXX: Byte 3 of the HDCP receiver KSV

HDCP_TX4 (0x1684, 0x1784)

BIT	7	6	5	4	3	2	1	0
Field	GMSL_BKSV_4[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
GMSL_BKSV_4	7:0	HDCP Receiver KSV	0xXX: Byte 4 (MSB) of the HDCP receiver KSV

Maxim Confidential
Release to OEM Under NDA
Maxim Release to OEM Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX5 (0x1685, 0x1785)

BIT	7	6	5	4	3	2	1	0
Field	RIP_0[7:0]							
Reset	0xFF							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
RIP_0	7:0	Link Verification Response EN_INT_COMP = 0 → Ri of Tx (Read) EN_INT_COMP = 1 → Ri' of Rx (Write and Read)	0xXX: Byte 0 (LSB) of Ri or Ri'

HDCP_TX6 (0x1686, 0x1786)

BIT	7	6	5	4	3	2	1	0
Field	RIP_1[7:0]							
Reset	0xFF							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
RIP_1	7:0	Link Verification Response EN_INT_COMP = 0 → Ri of Tx (Read) EN_INT_COMP = 1 → Ri' of Rx (Write and Read)	0xXX: Byte 1 (MSB) of Ri or Ri'

HDCP_TX7 (0x1687, 0x1787)

BIT	7	6	5	4	3	2	1	0
Field	PJP[7:0]							
Reset	0xFF							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
PJP	7:0	Enhanced Link Verification Response EN_INT_COMP = 0 → Pj of Tx (Read) EN_INT_COMP = 1 → Pj' of Rx (Write and Read)	0xXX: Value of Pj or Pj'

Maxim Confidential Release to OEM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX8 (0x1688, 0x1788)

BIT	7	6	5	4	3	2	1	0
Field	AN_0[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
AN_0	7:0	Session random number	0xXX: Byte 0 (LSB) of the session random number

HDCP_TX9 (0x1689, 0x1789)

BIT	7	6	5	4	3	2	1	0
Field	AN_1[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
AN_1	7:0	Session random number	0xXX: Byte 1 of the session random number

HDCP_TXA (0x168A, 0x178A)

BIT	7	6	5	4	3	2	1	0
Field	AN_2[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
AN_2	7:0	Session random number	0xXX: Byte 2 of the session random number

HDCP_TXB (0x168B, 0x178B)

BIT	7	6	5	4	3	2	1	0
Field	AN_3[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
AN_3	7:0	Session random number	0xXX: Byte 3 of the session random number

Maxim Confidential Release to DEMO Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TXC (0x168C, 0x178C)

BIT	7	6	5	4	3	2	1	0
Field	AN_4[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
AN_4	7:0	Session random number	0xXX: Byte 4 of the session random number

HDCP_TXD (0x168D, 0x178D)

BIT	7	6	5	4	3	2	1	0
Field	AN_5[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
AN_5	7:0	Session random number	0xXX: Byte 5 of the session random number

HDCP_TXE (0x168E, 0x178E)

BIT	7	6	5	4	3	2	1	0
Field	AN_6[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
AN_6	7:0	Session random number	0xXX: Byte 6 of the session random number

HDCP_TXF (0x168F, 0x178F)

BIT	7	6	5	4	3	2	1	0
Field	AN_7[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
AN_7	7:0	Session random number	0xXX: Byte 7 (MSB) of the session random number

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX10 (0x1690, 0x1790)

BIT	7	6	5	4	3	2	1	0
Field	AKSV_0[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
AKSV_0	7:0	HDCP Transmitter KSV	0xXX: Byte 0 (LSB) of the HDCP transmitter KSV

HDCP_TX11 (0x1691, 0x1791)

BIT	7	6	5	4	3	2	1	0
Field	AKSV_1[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
AKSV_1	7:0	HDCP Transmitter KSV	0xXX: Byte 1 of the HDCP transmitter KSV

HDCP_TX12 (0x1692, 0x1792)

BIT	7	6	5	4	3	2	1	0
Field	AKSV_2[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
AKSV_2	7:0	HDCP Transmitter KSV	0xXX: Byte 2 of the HDCP transmitter KSV

HDCP_TX13 (0x1693, 0x1793)

BIT	7	6	5	4	3	2	1	0
Field	AKSV_3[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
AKSV_3	7:0	HDCP Transmitter KSV	0xXX: Byte 3 of the HDCP transmitter KSV

Maxim Confidential Release to DEMO Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX14 (0x1694, 0x1794)

BIT	7	6	5	4	3	2	1	0
Field	AKSV_4[7:0]							
Reset	0x00							
Access Type	Read Only							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
AKSV_4	7:0	HDCP Transmitter KSV	0xXX: Byte 4 (MSB) of the HDCP transmitter KSV

HDCP_TX15 (0x1695, 0x1795)

BIT	7	6	5	4	3	2	1	0
Field	–	EN_INT_COMP	–	–	HDCP_RESET	START_AUTH	VSYNC_DET	ENC_EN
Reset	–	0b0	–	–	0b0	0b0	0b0	0b0
Access Type	–	Write, Read	–	–	Write, Read	Write Clears All, Read	Write, Read	Write, Read
	–	-	–	–	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
EN_INT_COMP	6	Enables Internal Comparison Mode	0b0: µC comparison mode 0b1: Internal comparison mode
HDCP_RESET	3	Automatically resets to 0 ~ 1µs after it is written 1.	0b0: Normal operation 0b1: Reset HDCP circuits
START_AUTH	2	Starts HDCP Authentication Automatically resets to 0 after written.	0b0: Normal operation 0b1: Start authentication
VSYNC_DET	1	Automatically sets to 1 when VSYNC falling edge is detected	0b0: VSYNC falling edge not detected 0b1: VSYNC falling edge detected
ENC_EN	0	Enables HDCP Encryption	0b0: HDCP encryption disabled 0b1: HDCP encryption enabled

HDCP_TX16 (0x1696, 0x1796)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	PJF_MATCH	V_MATCHED	PJ_MATCHED	RI_MATCHED	INVALID_BKSV
Reset	–	–	–	0b0	0b0	0b0	0b0	0b1
Access Type	–	–	–	Read Only	Read Only	Read Only	Read Only	Read Only
	–	–	–	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
PJF_MATCH	4	At least 1 byte of Fast-Pj matches Fast-Pj'	0b0: Fast-Pj does not match Fast-Pj' 0b1: Fast-Pj matches Fast-Pj'
V_MATCHED	3	V matched V'	0b0: V does not match V' 0b1: V matches V'
PJ_MATCHED	2	Pj matched Pj'	0b0: Pj does not match Pj' 0b1: Pj matches Pj'

Maxim Confidential
Release to DEMO Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
RI_MATCHED	1	Ri matched Ri'	0b0: Ri did not match Ri' 0b1: Ri matched Ri'
INVALID_BKSV	0	Invalid BKSV Detected	0b0: BKSV is valid 0b1: BKSV is invalid

HDCP_TX17 (0x1697, 0x1797)

BIT	7	6	5	4	3	2	1	0
Field	HDCP_BCAPS[6:0]							HDCP_REPEATER
Reset	0b0000000							0b0
Access Type	Write, Read							Write, Read
	-							-

BITFIELD	BITS	DESCRIPTION	DECODE
HDCP_BCAPS	7:1	HDCP BCAPS Register	0b0000000: Device is not a repeater 0b0000001: Device is a repeater 0b0000010 - 0b1111111: Reserved
HDCP_REPEATER	0	Enables HDCP Repeater	0b0: HDCP repeater not enabled 0b1: HDCP repeater enabled

HDCP_TX19 (0x1699, 0x1799)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	–	–	DIS_AUDIO_ENC
Reset	–	–	–	–	–	–	–	0b0
Access Type	–	–	–	–	–	–	–	Write, Read
	–	–	–	–	–	–	–	-

BITFIELD	BITS	DESCRIPTION	DECODE
DIS_AUDIO_ENC	0	Disable Encryption of Audio	0b0: Audio encryption disabled 0b1: Audio encryption enabled

HDCP_TX1A (0x169A, 0x179A)

BIT	7	6	5	4	3	2	1	0
Field	PJFP_0[7:0]							
Reset	0xFF							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
PJFP_0	7:0	Fast Enhanced Link Verification Response (low 8 bits) EN_INT_COMP = 0 → Pjf of Tx (Read) EN_INT_COMP = 1 → Pjf' of Rx (Write and Read)	0xXX: Byte 0 (LSB) of Pjf or Pjf'

Maxim Confidential
Release to Microsoft under NDA
Maxim Integrated Proprietary
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX1B (0x169B, 0x179B)

BIT	7	6	5	4	3	2	1	0
Field	PJFP_1[7:0]							
Reset	0xFF							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
PJFP_1	7:0	Fast Enhanced Link Verification Response (middle 8 bits) EN_INT_COMP = 0 → Pjf of Tx (Read) EN_INT_COMP = 1 → Pjf' of Rx (Write and Read)	0xXX: Byte 1 of Pjf or Pjf'

HDCP_TX1C (0x169C, 0x179C)

BIT	7	6	5	4	3	2	1	0
Field	PJFP_2[7:0]							
Reset	0xFF							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
PJFP_2	7:0	Fast Enhanced Link Verification Response (high 8 bits) EN_INT_COMP = 0 → Pjf of Tx (Read) EN_INT_COMP = 1 → Pjf' of Rx (Write and Read)	0xXX: Byte 2 (MSB) of Pjf or Pjf'

HDCP_TX20 (0x16A0, 0x17A0)

BIT	7	6	5	4	3	2	1	0
Field	VH0_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VH0_0	7:0	H0 part of SHA-1 hash value EN_INT_COMP = 0 → V of Tx (Read) EN_INT_COMP = 1 → V' of Rx (Write and Read)	0xXX: Byte 0 (LSB) of V.H0 or V'.H0

Maxim Confidential
Release to DEVC Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX21 (0x16A1, 0x17A1)

BIT	7	6	5	4	3	2	1	0
Field	VH0_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VH0_1	7:0	H0 part of SHA-1 hash value EN_INT_COMP = 0 → V of Tx (Read) EN_INT_COMP = 1 → V' of Rx (Write and Read)	0xXX: Byte 1 of V.H0 or V'.H0

HDCP_TX22 (0x16A2, 0x17A2)

BIT	7	6	5	4	3	2	1	0
Field	VH0_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VH0_2	7:0	H0 part of SHA-1 hash value EN_INT_COMP = 0 → V of Tx (Read) EN_INT_COMP = 1 → V' of Rx (Write and Read)	0xXX: Byte 2 of V.H0 or V'.H0

HDCP_TX23 (0x16A3, 0x17A3)

BIT	7	6	5	4	3	2	1	0
Field	VH0_3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VH0_3	7:0	H0 part of SHA-1 hash value EN_INT_COMP = 0 → V of Tx (Read) EN_INT_COMP = 1 → V' of Rx (Write and Read)	0xXX: Byte 3 (MSB) of V.H0 or V'.H0

Maxim Confidential Release to OEM Under NDA
Maxim Integrated Confidential Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX24 (0x16A4, 0x17A4)

BIT	7	6	5	4	3	2	1	0
Field	VH1_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VH1_0	7:0	H1 part of SHA-1 hash value EN_INT_COMP = 0 → V of Tx (Read) EN_INT_COMP = 1 → V' of Rx (Write and Read)	0xXX: Byte 0 (LSB) of V.H1 or V'.H1

HDCP_TX25 (0x16A5, 0x17A5)

BIT	7	6	5	4	3	2	1	0
Field	VH1_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VH1_1	7:0	H1 part of SHA-1 hash value EN_INT_COMP = 0 → V of Tx (Read) EN_INT_COMP = 1 → V' of Rx (Write and Read)	0xXX: Byte 1 of V.H1 or V'.H1

HDCP_TX26 (0x16A6, 0x17A6)

BIT	7	6	5	4	3	2	1	0
Field	VH1_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VH1_2	7:0	H1 part of SHA-1 hash value EN_INT_COMP = 0 → V of Tx (Read) EN_INT_COMP = 1 → V' of Rx (Write and Read)	0xXX: Byte 2 of V.H1 or V'.H1

Maxim Confidential Release to OEM Under NDA
Maxim Integrated Confidential Information
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX27 (0x16A7, 0x17A7)

BIT	7	6	5	4	3	2	1	0
Field	VH1_3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VH1_3	7:0	H1 part of SHA-1 hash value EN_INT_COMP = 0 → V of Tx (Read) EN_INT_COMP = 1 → V' of Rx (Write and Read)	0xXX: Byte 3 (MSB) of V.H1 or V'.H1

HDCP_TX28 (0x16A8, 0x17A8)

BIT	7	6	5	4	3	2	1	0
Field	VH2_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VH2_0	7:0	H2 part of SHA-1 hash value EN_INT_COMP = 0 → V of Tx (Read) EN_INT_COMP = 1 → V' of Rx (Write and Read)	0xXX: Byte 0 (LSB) of V.H2 or V'.H2

HDCP_TX29 (0x16A9, 0x17A9)

BIT	7	6	5	4	3	2	1	0
Field	VH2_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VH2_1	7:0	H2 part of SHA-1 hash value EN_INT_COMP = 0 → V of Tx (Read) EN_INT_COMP = 1 → V' of Rx (Write and Read)	0xXX: Byte 1 of V.H2 or V'.H2

Maxim Confidential
Release to OEM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX2A (0x16AA, 0x17AA)

BIT	7	6	5	4	3	2	1	0
Field	VH2_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VH2_2	7:0	H2 part of SHA-1 hash value EN_INT_COMP = 0 → V of Tx (Read) EN_INT_COMP = 1 → V' of Rx (Write and Read)	0xXX: Byte 2 of V.H2 or V'.H2

HDCP_TX2B (0x16AB, 0x17AB)

BIT	7	6	5	4	3	2	1	0
Field	VH2_3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VH2_3	7:0	H2 part of SHA-1 hash value EN_INT_COMP = 0 → V of Tx (Read) EN_INT_COMP = 1 → V' of Rx (Write and Read)	0xXX: Byte 3 (MSB) of V.H2 or V'.H2

HDCP_TX2C (0x16AC, 0x17AC)

BIT	7	6	5	4	3	2	1	0
Field	VH3_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VH3_0	7:0	H3 part of SHA-1 hash value EN_INT_COMP = 0 → V of Tx (Read) EN_INT_COMP = 1 → V' of Rx (Write and Read)	0xXX: Byte 0 (LSB) of V.H3 or V'.H3

Maxim Confidential Release to OEM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX2D (0x16AD, 0x17AD)

BIT	7	6	5	4	3	2	1	0
Field	VH3_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VH3_1	7:0	H3 part of SHA-1 hash value EN_INT_COMP = 0 → V of Tx (Read) EN_INT_COMP = 1 → V' of Rx (Write and Read)	0xXX: Byte 1 of V.H3 or V'.H3

HDCP_TX2E (0x16AE, 0x17AE)

BIT	7	6	5	4	3	2	1	0
Field	VH3_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VH3_2	7:0	H3 part of SHA-1 hash value EN_INT_COMP = 0 → V of Tx (Read) EN_INT_COMP = 1 → V' of Rx (Write and Read)	0xXX: Byte 2 of V.H3 or V'.H3

HDCP_TX2F (0x16AF, 0x17AF)

BIT	7	6	5	4	3	2	1	0
Field	VH3_3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VH3_3	7:0	H3 part of SHA-1 hash value EN_INT_COMP = 0 → V of Tx (Read) EN_INT_COMP = 1 → V' of Rx (Write and Read)	0xXX: Byte 3 (MSB) of V.H3 or V'.H3

Maxim Confidential Release to OEM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX30 (0x16B0, 0x17B0)

BIT	7	6	5	4	3	2	1	0
Field	VH4_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VH4_0	7:0	H4 part of SHA-1 hash value EN_INT_COMP = 0 → V of Tx (Read) EN_INT_COMP = 1 → V' of Rx (Write and Read)	0xXX: Byte 0 (LSB) of V.H4 or V'.H4

HDCP_TX31 (0x16B1, 0x17B1)

BIT	7	6	5	4	3	2	1	0
Field	VH4_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VH4_1	7:0	H4 part of SHA-1 hash value EN_INT_COMP = 0 → V of Tx (Read) EN_INT_COMP = 1 → V' of Rx (Write and Read)	0xXX: Byte 1 of V.H4 or V'.H4

HDCP_TX32 (0x16B2, 0x17B2)

BIT	7	6	5	4	3	2	1	0
Field	VH4_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VH4_2	7:0	H4 part of SHA-1 hash value EN_INT_COMP = 0 → V of Tx (Read) EN_INT_COMP = 1 → V' of Rx (Write and Read)	0xXX: Byte 2 of V.H4 or V'.H4

Maxim Confidential Release to OEM Under NDA
Maxim Integrated Confidential Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX33 (0x16B3, 0x17B3)

BIT	7	6	5	4	3	2	1	0
Field	VH4_3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
VH4_3	7:0	H4 part of SHA-1 hash value EN_INT_COMP = 0 → V of Tx (Read) EN_INT_COMP = 1 → V' of Rx (Write and Read)	0xXX: Byte 3 (MSB) of V.H4 or V'.H4

HDCP_TX34 (0x16B4, 0x17B4)

BIT	7	6	5	4	3	2	1	0
Field	HDCP_MAX_DEV_EXCEEDED	HDCP_DEV_CNT[6:0]						
Reset	0b0	0b0000000						
Access Type	Write, Read	Write, Read						
	-	-						

BITFIELD	BITS	DESCRIPTION	DECODE
HDCP_MAX_DEV_EXCEEDED	7	Maximum Device Count Exceeded in Repeater Mode	0b0: Maximum number of devices not exceeded (14 or less) 0b1: Maximum number of devices exceeded (more than 14)
HDCP_DEV_CNT	6:0	Repeater Device Count	0bXXXXXXX: Number of devices attached

HDCP_TX35 (0x16B5, 0x17B5)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	HDCP_MAX_CASCADE_EXCEEDED	HDCP_DEPTH[2:0]		
Reset	–	–	–	–	0b0	0b000		
Access Type	–	–	–	–	Write, Read	Write, Read		
	–	–	–	–	-	-		

BITFIELD	BITS	DESCRIPTION	DECODE
HDCP_MAX_CASCADE_EXCEEDED	3	HDCP Repeater Mode Exceeded Maximum Depth	0b0: Maximum number of cascaded devices not exceeded (seven or less) 0b1: Maximum number of cascaded devices exceeded (more than seven)

Maxim Confidential Release to DFM Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
HDCP_DEPTH	2:0	HDCP Repeater Depth	0bXXX: Depth of cascaded devices

HDCP_TX36 (0x16B6, 0x17B6)

BIT	7	6	5	4	3	2	1	0
Field	HDCP_GPMEM[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
HDCP_GPMEM	7:0	General Purpose Memory Byte This has no effect on the operation of the device, it can be used for handshaking between more than one microcontroller in the system.	0xXX: General purpose memory byte

HDCP_TX37 (0x16B7, 0x17B7)

BIT	7	6	5	4	3	2	1	0
Field	HDCP_PD	FAST_PJ_EN	FORCE_VIDEO	FORCE_AUDIO	AH_MASK_ENCOFF	AH_MASK_NEWDEV	AH_MASK_KSVRDY	AH_MASK_FAIL
Reset	0b1	0b1	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
	-	-	-	-	-	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
HDCP_PD	7	Power Down HDCP Blocks	0b0: HDCP blocks powered up 0b1: Power down HDCP blocks
FAST_PJ_EN	6	Enables Fast-Pj Mode (fast-enhanced link integrity check)	0b0: Normal Pj mode 0b1: Fast-Pj mode enabled
FORCE_VIDEO	5	Forces to Static Video	0b0: Normal operation 0b1: Force video to static video
FORCE_AUDIO	4	Forces to Static Audio	0b0: Normal operation 0b1: Force audio data to 0
AH_MASK_ENCOFF	3	Disables Auto-HDCP "Encryption Off" interrupt	0b0: Auto-HDCP encryption off interrupt enabled 0b1: Auto-HDCP encryption off interrupt masked
AH_MASK_NEWDEV	2	Disables Auto-HDCP "New Device" interrupt	0b0: Auto-HDCP new device interrupt enabled 0b1: Auto-HDCP new device interrupt masked
AH_MASK_KSVRDY	1	Disables Auto-HDCP "KSV Ready" interrupt	0b0: Auto-HDCP KVS Ready interrupt enabled 0b1: Auto-HDCP KVS Ready interrupt masked
AH_MASK_FAIL	0	Disables Auto-HDCP "Fail" interrupt	0b0: Auto-HDCP fail interrupt enabled 0b1: Auto-HDCP fail interrupt maske

Maxim Confidential Release to Public Under NDA
Maxim Integrated Confidential Only Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX38 (0x16B8, 0x17B8)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	AH_RD_KSVL	AH_DISENC	AH_MODE
Reset	–	–	–	–	–	0b0	0b0	0b0
Access Type	–	–	–	–	–	Write Clears All, Read	Write, Read	Write, Read
	–	–	–	–	–	-	-	-

BITFIELD	BITS	DESCRIPTION	DECODE
AH_RD_KSVL	2	Auto-HDCP Read Key Selection Vector	0b0: Normal operation 0b1: Start part 2 authentification for repeater deserializer
AH_DISENC	1	Disables Auto-HDCP Encryption	0b0: Enable encryption in next VS frame 0b1: Disable encryption in next VS frame
AH_MODE	0	Enables Auto-HDCP Before setting AH_MODE from 1 to 0, first set AH_DISENC from 0 to 1 and wait for about three VSYNC frame times so that encryption is turned off.	0b0: Manual HDCP or non-HDCP mode 0b1: Auto-HDCP mode

HDCP_TX39 (0x16B9, 0x17B9)

BIT	7	6	5	4	3	2	1	0
Field	AH_DES_ADDR[6:0]							–
Reset	0b1001000							–
Access Type	Write, Read							–
	-							–

BITFIELD	BITS	DESCRIPTION	DECODE
AH_DES_ADDR	7:1	Device address of the connected deserializer	0bXXXXXXX: Device address of the connected deserializer

HDCP_TX3A (0x16BA, 0x17BA)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_0[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_0	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 0

Maxim Confidential
Release to EMC under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX3B (0x16BB, 0x17BB)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_1[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_1	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 1

HDCP_TX3C (0x16BC, 0x17BC)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_2[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_2	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 2

HDCP_TX3D (0x16BD, 0x17BD)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_3[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_3	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 3

HDCP_TX3E (0x16BE, 0x17BE)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_4[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Release to Maxim Integrated Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_4	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 4

HDCP_TX3F (0x16BF, 0x17BF)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_5[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_5	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 5

HDCP_TX40 (0x16C0, 0x17C0)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_6[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_6	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 6

HDCP_TX41 (0x16C1, 0x17C1)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_7[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_7	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 7

Maxim Confidential
Released For Design Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX42 (0x16C2, 0x17C2)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_8[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_8	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 8

HDCP_TX43 (0x16C3, 0x17C3)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_9[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_9	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 9

HDCP_TX44 (0x16C4, 0x17C4)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_10[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_10	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 10

HDCP_TX45 (0x16C5, 0x17C5)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_11[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Release to Maxim Integrated Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_11	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 11

HDCP_TX46 (0x16C6, 0x17C6)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_12[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_12	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 12

HDCP_TX47 (0x16C7, 0x17C7)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_13[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_13	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 13

HDCP_TX48 (0x16C8, 0x17C8)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_14[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_14	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 14

Maxim Confidential
Released For Public Under NDA
Maxim Integrated Confidential
Provided to China Declared FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX49 (0x16C9, 0x17C9)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_15[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_15	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 15

HDCP_TX4A (0x16CA, 0x17CA)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_16[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_16	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 16

HDCP_TX4B (0x16CB, 0x17CB)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_17[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_17	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 17

HDCP_TX4C (0x16CC, 0x17CC)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_18[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Release to Maxim Integrated Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_18	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 18

HDCP_TX4D (0x16CD, 0x17CD)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_19[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_19	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 19

HDCP_TX4E (0x16CE, 0x17CE)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_20[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_20	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 20

HDCP_TX4F (0x16CF, 0x17CF)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_21[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_21	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 21

Maxim Confidential
Released For Device Under NDA
Maxim Integrated Confidential
Provided to China Declared FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX50 (0x16D0, 0x17D0)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_22[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_22	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 22

HDCP_TX51 (0x16D1, 0x17D1)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_23[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_23	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 23

HDCP_TX52 (0x16D2, 0x17D2)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_24[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_24	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 24

HDCP_TX53 (0x16D3, 0x17D3)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_25[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Release to Maxim Integrated Company Only Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_25	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 25

HDCP_TX54 (0x16D4, 0x17D4)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_26[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_26	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 26

HDCP_TX55 (0x16D5, 0x17D5)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_27[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_27	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 27

HDCP_TX56 (0x16D6, 0x17D6)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_28[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_28	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 28

Maxim Confidential
Released For Device Under NDA
Maxim Integrated Confidential
Provided to China Designated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX57 (0x16D7, 0x17D7)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_29[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_29	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported,14 x 5 = 70)	0xXX: KSV list byte 29

HDCP_TX58 (0x16D8, 0x17D8)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_30[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_30	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 30

HDCP_TX59 (0x16D9, 0x17D9)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_31[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_31	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 31

HDCP_TX5A (0x16DA, 0x17DA)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_32[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Release to Maxim Integrated Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_32	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 32

HDCP_TX5B (0x16DB, 0x17DB)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_33[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_33	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 33

HDCP_TX5C (0x16DC, 0x17DC)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_34[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_34	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 34

HDCP_TX5D (0x16DD, 0x17DD)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_35[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_35	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 35

Maxim Confidential
Released for Public Under NDA
Maxim Integrated Confidential
Provided to China Designated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX5E (0x16DE, 0x17DE)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_36[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_36	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 36

HDCP_TX5F (0x16DF, 0x17DF)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_37[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_37	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 37

HDCP_TX60 (0x16E0, 0x17E0)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_38[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_38	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 38

HDCP_TX61 (0x16E1, 0x17E1)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_39[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Release to Maxim Integrated Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_39	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 39

HDCP_TX62 (0x16E2, 0x17E2)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_40[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_40	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 40

HDCP_TX63 (0x16E3, 0x17E3)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_41[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_41	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 41

HDCP_TX64 (0x16E4, 0x17E4)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_42[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_42	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 42

Maxim Confidential
Released For Design Under NDA
Maxim Integrated Confidential
Provided to China Designated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX65 (0x16E5, 0x17E5)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_43[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_43	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 43

HDCP_TX66 (0x16E6, 0x17E6)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_44[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_44	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 44

HDCP_TX67 (0x16E7, 0x17E7)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_45[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_45	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 45

HDCP_TX68 (0x16E8, 0x17E8)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_46[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Release to Maxim Integrated Company Dedicated FAE Under NDA
Maxim Integrated Company Confidential Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_46	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 46

HDCP_TX69 (0x16E9, 0x17E9)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_47[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_47	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 47

HDCP_TX6A (0x16EA, 0x17EA)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_48[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_48	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 48

HDCP_TX6B (0x16EB, 0x17EB)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_49[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_49	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 49

Maxim Confidential
Released For Device Under NDA
Maxim Integrated Confidential
Provided to China Designated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX6C (0x16EC, 0x17EC)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_50[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_50	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 50

HDCP_TX6D (0x16ED, 0x17ED)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_51[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_51	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 51

HDCP_TX6E (0x16EE, 0x17EE)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_52[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_52	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 52

HDCP_TX6F (0x16EF, 0x17EF)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_53[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Release to Maxim Integrated Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_53	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 53

HDCP_TX70 (0x16F0, 0x17F0)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_54[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_54	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 54

HDCP_TX71 (0x16F1, 0x17F1)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_55[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_55	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 55

HDCP_TX72 (0x16F2, 0x17F2)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_56[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_56	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 56

Maxim Confidential
Released For Device Under NDA
Maxim Integrated Confidential
Provided to China Designated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX73 (0x16F3, 0x17F3)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_57[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_57	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 57

HDCP_TX74 (0x16F4, 0x17F4)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_58[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_58	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 58

HDCP_TX75 (0x16F5, 0x17F5)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_59[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_59	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 59

HDCP_TX76 (0x16F6, 0x17F6)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_60[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Release to Maxim Integrated Under NDA
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_60	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 60

HDCP_TX77 (0x16F7, 0x17F7)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_61[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_61	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 61

HDCP_TX78 (0x16F8, 0x17F8)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_62[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_62	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 62

HDCP_TX79 (0x16F9, 0x17F9)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_63[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_63	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 63

Maxim Confidential
Released For Device Under NDA
Maxim Integrated Confidential
Provided to China Declared FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

HDCP_TX7A (0x16FA, 0x17FA)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_64[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_64	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 64

HDCP_TX7B (0x16FB, 0x17FB)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_65[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_65	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 65

HDCP_TX7C (0x16FC, 0x17FC)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_66[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_66	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 66

HDCP_TX7D (0x16FD, 0x17FD)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_67[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

Maxim Confidential
Release to Maxim Integrated Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_67	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 67

HDCP_TX7E (0x16FE, 0x17FE)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_68[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_68	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 68

HDCP_TX7F (0x16FF, 0x17FF)

BIT	7	6	5	4	3	2	1	0
Field	KSV_LIST_69[7:0]							
Reset	0x00							
Access Type	Write, Read							
	-							

BITFIELD	BITS	DESCRIPTION	DECODE
KSV_LIST_69	7:0	List of Key Selection Vectors of all downstream repeaters and receivers (maximum of total 14 downstream repeaters and receivers are supported, 14 x 5 = 70)	0xXX: KSV list byte 69

DPLL_3 (0x1B03, 0x1C03)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	config_force_enable_ss	config_spread_bit_ratio[2:0]		
Reset	–	–	–	–	0b0	0b010		
Access Type	–	–	–	–	Write, Read	Write, Read		
	–	–	–	–	-	-		

BITFIELD	BITS	DESCRIPTION	DECODE
config_force_enable_ss	3	Enables the output of the triangle wave generator (overrides en_ss to force triangle_wave on).	0b0: Spread output disabled 0b1: Spread output enabled

Maxim Confidential
Release to DELL Under NDA
Maxim Integrated Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

BITFIELD	BITS	DESCRIPTION	DECODE
config_spread_bit_ratio	2:0	Controls the magnitude of the triangle wave input to the divider DSM as a percentage of the nominal divider value. If configuration registers are reset, the spread_bit_ratio value will not propagate to the triangle wave without rewriting to it. Likewise, if the triangle wave module is reset, the user will need to rewrite to spread_bit_ratio to set it back to the desired value.	000: Off 001: 0.25% 010: 0.5% 011: 1% 100: 2% 101: 4% 110: 4% 111: 4%

Maxim Confidential Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Applications Information

Register Table Revision History

Maxim Confidential
Release to DFM Under NDA
Maxim Integrated Company Confidential
Provided to China Dedicated FAE Under NDA

MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	8/19	Initial release	—
1	8/19	Updated *Ordering Information*	80

Maxim Confidential Release to DFMC Under NDA
Maxim Confidential Company Confidential Dedicated FAE Under NDA

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

MIPI NOTICE OF DISCLAIMER

The MIPI copyright material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled by any of the authors or developers of this material or MIPI®. The material contained herein is provided on an "AS IS" basis and to the maximum extent permitted by applicable law, this material is provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material and MIPI hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of negligence.

All MIPI materials contained herein are protected by copyright laws, and may not be reproduced, republished, distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related trademarks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance and cannot be used without its express prior written permission.

ALSO, THERE IS NO WARRANTY OF CONDITION OF TITLE, QUIET ENJOYMENT, QUIET POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD TO THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT. IN NO EVENT WILL ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT OR MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY OTHER AGREEMENT, SPECIFICATION OR DOCUMENT RELATING TO THIS MATERIAL, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

Without limiting the generality of this Disclaimer stated above, the user of the contents of this Document is further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the contents of this Document; (b) does not monitor or enforce compliance with the contents of this Document; and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance with the contents of this Document. The use or implementation of the contents of this Document may involve or require the use of intellectual property rights ("IPR") including (but not limited to) patents, patent applications, or copyrights owned by one or more parties, whether or not Members of MIPI. MIPI does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any IPR or claims of IPR as respects the contents of this Document or otherwise. Questions pertaining to this document, or the terms or conditions of its provision, should be addressed to: MIPI Alliance, Inc. c/o IEEE-ISTO 445 Hoes Lane Piscataway, NJ 08854 Attn: Board Secretary

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc. © 2019 Maxim Integrated Products, Inc.