Power & link

File: main_power.kicad_sch

MCU, flash & debug

File: mcu.kicad_sch

OLED display & 13 V boost

File: display.kicad_sch

LED ring

File: leds.kicad_sch

Sensors & sounder

File: sensors.kicad_sch

Detent actuator & home sensor

File: detent.kicad_sch

dial-me-spinner rev A — generated by hardware/design/build.py from hardware/design/sheets/*.py.
Do not hand-edit the .kicad_sch files: change the sheet modules and rebuild.
Architecture of record: hardware/design/SPEC.md

dial-me-spinner


Sheet: /
File: dial-me-spinner-main.kicad_sch

Title: dial-me-spinner main board

Size: A3	Date: 2026-10-19	**Rev: A**
KiCad E.D.A. 9.0.9		Id: 1/7


Board-to-board link (to base board through the spindle)

JST SH 12-way vertical; identical pinout on the base board (SPEC §2)




3V3 always-on LDO

nRF VDD+VDDH, flash, sensors, OLED logic; Iq 2 uA




VSYS sense

2.2M/1M always-on divider (~1.3 uA) into AIN0; 100 nF holds the sample




LED rail load switch

VSYS -> VLED, ~2 ms soft start (CT 1 nF), QOD discharge through R4




Power flags

VSYS, VBUS and GND enter this board only through the passive link connector J1



Test points



dial-me-spinner


Sheet: /Power & link/
File: main_power.kicad_sch

Title: Power & link

Size: A3	Date: 2026-10-19	**Rev: A**
KiCad E.D.A. 9.0.9		Id: 2/7


nRF52840 module MDBT50Q-U1MV2

Normal-voltage mode: VDD + VDDH on +3V3, DCCH n/c, REG1 DC/DC on (its inductor is inside the module). u.FL on module -> Molex 146153-0050 flex antenna. Pin map = nets.MCU_PINS (SPEC §4). UICR: P0.18 = nRESET; NFC pins as GPIO. P0.10/NFC2 floats (never tie it). Symbol: stock MDBT50Q-U1MV2 pins, regrouped by port.




Module VDD/VDDH decoupling

At pads 28/30, < 2 mm (Raytac ref. circuit 8.3: 10 uF)




USB VBUS (module pad 32)

4.7 uF keeps total VBUS capacitance (+ BQ25180 IN 2.2 uF) below 10 uF. D+/D- direct to link, no series R.




32.768 kHz LFXO

*SC-20S CL 9 pF; Ccap = 2*CL - Cpin - Cpcb ~ 12 pF C0G. R1 <= 90k (nRF RS_LFXO max 100k); DLmax 0.5 uW = nRF PD_LFXO. At pads 17/18, traces < 5 mm, symmetric, GND guard; no copper under Y1.*




QSPI NOR flash (128 Mbit)

nRF52840-DK QSPI pins (pads 41-46); traces < 20 mm, matched within 2 mm. -IQ suffix: QE=1 fixed, /WP and /HOLD disabled, so IO2/IO3 need no pull-ups. CS pulled up so the flash stays deselected in reset. Use deep power-down when idle.




SWD debug (Tag-Connect TC2030-NL)

Footprint only (no BOM part), TOP side under the OLED glass (SPEC section 8). Keep the 3 NPTH holes + cable-head area clear. No series parts on SWD. NRESET: internal pull-up, R11 is a DNP option.



Spare GPIO test pads


Value = module GPIO (P0.03/P0.04 = AIN1/AIN2)



dial-me-spinner		
Sheet: /MCU, flash & debug/		
File: mcu.kicad_sch		
Title: MCU, flash & debug		
Size: A3	Date: 2026-10-19	**Rev: A**
KiCad E.D.A. 9.0.9		Id: 3/7


OLED ZIF J20: NHD-1.5-128128G panel, 30-pin 0.5 mm FPC

Pin map from Newhaven NHD-1.5-128128G datasheet, Pin Description + Interface Selection (p.4), Wiring Diagram (p.5):
https://newhavendisplay.com/content/specs/NHD-1.5-128128G.pdf (Orient AOC128128A0-1.50W is pin-identical)
1 NC(GND)=GND | 2 VCC=+13V_OLED | 3 VCOMH | 4 VDDIO=+3V3 | 5 VSL | 6 NC | 7-11 D7..D3=GND
12 D2 open (SPI) | 13 D1=SDIN | 14 D0=SCLK | 15 E/RD#=GND | 16 R/W#=GND | 17 BS0=GND | 18 BS1=GND
19 CS# | 20 D/C# | 21 RES# | 22 IREF | 23 GPIO1, 24 GPIO0, 25 NC: open | 26 VDD (int. reg.)
27 VCI=+3V3 | 28 VSS | 29 NC | 30 NC(GND)=GND. BS1:BS0 = 00 -> 4-wire SPI, write-only, mode 0, <= 20 MHz.
Bottom-contact ZIF: FPC folds 180 deg behind the glass (NHD's top-contact advice is for unfolded entry).
RES# 1M pull-down keeps the panel in reset while the MCU is in reset. Mates with the panel (not assembled).
FPC fits NHD W 15.5+/-0.2 / t 0.3+/-0.03 / stiffener 44+/-0.5 vs JUSHUO slot 15.60+/-0.05, recommended FPC
15.50+/-0.05 / t 0.30+/-0.01 / stiffener 6.0: check insertion, latch and retention with real panel samples
(with the 1:1 contact-side mock-up) before PCBA.



Panel supply capacitors (at the ZIF pins)

NHD wiring diagram: VCC C5 0.1u + C6 10u (C31, C30). VCOMH C7 4.7u/25V tantalum (C32).
VDDIO C3 1u (C33). VDD C4 1u (C34). VCI C1 0.1u + C2 4.7u (C36, C35).
C39 = boost output cap on +13V_OLED: place it at D21 / U20 GND, not at the ZIF.
No bleeders or QOD switches on +3V3 / +13V_OLED (VCC must float when off).




IREF and VSL networks

IREF: R = (VCC - 6 V) / 12.5 uA = 560k at 13 V (recompute if VCC changes).
VSL: 50 ohm 1/4 W + -1.4 V: BAV99 as 2 series diodes (pin 1 A1, pin 3 mid NC, pin 2 K2).




Boost input: disconnect VSYS -> OLED_VIN, CIN, inductor

OLED_VCC_EN low (also through MCU reset, R25) -> Q21 off -> Q20 off: VCC floats, boost draws 0 uA.
Without it a disabled boost still passes VSYS - Vf to VCC through L20 and D21.
C37 (gate-source, not in SPEC) slows Q20 turn-on to limit inrush into CIN/COUT; DNP if not wanted.
LAYOUT: L20 and the SW node >= 10 mm from the TMAG5273 and the magnet track.



13 V boost: TPS61040, rectifier, FB divider

VOUT = 1.233 V x (1 + 499k / 52.3k) = 13.00 V (0.5 % / 0.1 % divider): CFF C40 33 pF across R26 (tune 22-100 pF).
EN tied to OLED_VIN: the input disconnect does the switching. L 10 uH, Isat 0.92 A (peak need 0.49 A).
LAYOUT: tight CIN-L-SW-GND and SW-D-COUT-GND loops; R26/R27/C40 at the FB pin, away from SW.



dial-me-spinner		
Sheet: /OLED display & 13 V boost/		
File: display.kicad_sch		
Title: OLED display & 13 V boost		
Size: A2	Date: 2026-10-19	**Rev: A**
KiCad E.D.A. 9.0.9		Id: 4/7

48× WS2812C-2020-V6 (5 mA/ch) on VLED = TPS22917 load-switch output (main_power sheet, 2× 22 µF bulk there).
Data: nRF P0.06 (I2S SDOUT) → LED_DIN_MCU → R40 220Ω → LED_DIN → D101 → LED_D1 → … → D148 → LED_D48 (TP40).
D101 = pixel 0 at the mechanical index; pixels run in chain order around the ring, 3.3 V logic so level shifter (SPEC 5.4).
WS2812B-2020-V6 (C529174334, 12 mA/ch) is a footprint/pinout drop-in; firmware must then cap peak current.

LED data input

220Ω series (bounces DIN clamp current if P0.06 is high while VLED is off); place within 3 mm of the nRF pin (P0.06).
100k pull-down at D101.DIN holds DIN low while P0.06 is high-Z (reset/OFF); FIRMWARE: send an all-zero frame and drive P0.06 low (pinctrl sleep) before deasserting LED_PWR_EN. Never drive LED_DIN_MCU high while VLED is off: QOD holds VLED at 0 V and VI max = VDD + 0.7 V, so DIN would back-power the ring through its ESD diode.

LED_DIN_MCU — R40 220 — LED_DIN — R41 100k — GND

LED ring D101–D112 (pixels 0–11)

chain DOUT -> next DIN: C101–C112: one 100 nF 0402 per LED,
<= 1 mm from its VDD pad, sharing the VDD/GND vias

D101 — C101 100n — LED_DIN → LED_D1	D102 — C102 100n — LED_D1 → LED_D2	D103 — C103 100n — LED_D2 → LED_D3
D104 — C104 100n — LED_D3 → LED_D4	D105 — C105 100n — LED_D4 → LED_D5	D106 — C106 100n — LED_D5 → LED_D6
D107 — C107 100n — LED_D6 → LED_D7	D108 — C108 100n — LED_D7 → LED_D8	D109 — C109 100n — LED_D8 → LED_D9
D110 — C110 100n — LED_D9 → LED_D10	D111 — C111 100n — LED_D10 → LED_D11	D112 — C112 100n — LED_D11 → LED_D12

LED ring D113–D124 (pixels 12–23)

chain DOUT -> next DIN: C113–C124: one 100 nF 0402 per LED,
<= 1 mm from its VDD pad, sharing the VDD/GND vias

D113 — C113 100n — LED_D12 → LED_D13	D114 — C114 100n — LED_D13 → LED_D14	D115 — C115 100n — LED_D14 → LED_D15
D116 — C116 100n — LED_D15 → LED_D16	D117 — C117 100n — LED_D16 → LED_D17	D118 — C118 100n — LED_D17 → LED_D18
D119 — C119 100n — LED_D18 → LED_D19	D120 — C120 100n — LED_D19 → LED_D20	D121 — C121 100n — LED_D20 → LED_D21
D122 — C122 100n — LED_D21 → LED_D22	D123 — C123 100n — LED_D22 → LED_D23	D124 — C124 100n — LED_D23 → LED_D24

LED ring D125–D136 (pixels 24–35)

chain DOUT -> next DIN: C125–C136: one 100 nF 0402 per LED,
<= 1 mm from its VDD pad, sharing the VDD/GND vias

D125 — C125 100n — LED_D24 → LED_D25	D126 — C126 100n — LED_D25 → LED_D26	D127 — C127 100n — LED_D26 → LED_D27
D128 — C128 100n — LED_D27 → LED_D28	D129 — C129 100n — LED_D28 → LED_D29	D130 — C130 100n — LED_D29 → LED_D30
D131 — C131 100n — LED_D30 → LED_D31	D132 — C132 100n — LED_D31 → LED_D32	D133 — C133 100n — LED_D32 → LED_D33
D134 — C134 100n — LED_D33 → LED_D34	D135 — C135 100n — LED_D34 → LED_D35	D136 — C136 100n — LED_D35 → LED_D36

LED ring D137–D148 (pixels 36–47)

chain DOUT -> next DIN: C137–C148: one 100 nF 0402 per LED,
<= 1 mm from its VDD pad, sharing the VDD/GND vias

D137 — C137 100n — LED_D36 → LED_D37	D138 — C138 100n — LED_D37 → LED_D38	D139 — C139 100n — LED_D38 → LED_D39
D140 — C140 100n — LED_D39 → LED_D40	D141 — C141 100n — LED_D40 → LED_D41	D142 — C142 100n — LED_D41 → LED_D42
D143 — C143 100n — LED_D42 → LED_D43	D144 — C144 100n — LED_D43 → LED_D44	D145 — C145 100n — LED_D44 → LED_D45
D146 — C146 100n — LED_D45 → LED_D46	D147 — C147 100n — LED_D46 → LED_D47	D148 — C148 100n — LED_D47 → LED_D48

Chain end: D148.DOUT = LED_D48


Test pad + 100k pull-down, VI 0V/00 are swappable, so DOUT must not float.
Never loop LED_D48 back to D101.

TP40 — LED_D48 — R42 100k — GND

dial-me-spinner	
Sheet: /LED ring/	
File: leds.kicad_sch	
Title: LED ring	
Size: A1	Date: 2026-10-19
KiCad E.D.A. 9.0.9	Rev: A
	Id: 5/7

Rotation encoder: TMAG5273A2 3D Hall (TWIM0, addr 0x35)

BOTTOM side, theta = 270 deg, long axis radial (X tangential). Put the Hall element, not the package centre, on R_t = 29.0 mm: per TI Fig 6-2 it sits 0.40 mm from the body centre toward the pin-3/4 end and 0.12 mm toward the pin 1-3 side (footprint coords -0.12, +0.40 mm). Caps next to pin 4. No pours/inductors within the magnet-track keep-out.




Encoder bus pull-ups (dedicated TWIM0)

4.7k SCL/SDA; 47k on open-drain INT (10 us pulses / latched)



Accelerometer: LIS2DW12 (system I2C, addr 0x19)

CS high = I2C mode. SA0 high = 0x19: never ground SA0 (its internal pull-up cannot be disabled). RES to GND. 100n + 10u at VDD (pin 9), 100n at VDD_IO (pin 10).




System I2C + link signal pull-ups (the only ones on the board)

System I2C goes to IMU + BQ25180 (0x6A, via link). CHG_INT_N / BTN_N are open drain on the base board.



Piezo sounder: Murata PKMCS0909E4000-R1 (magnet-free, 4 kHz, external drive)

Complementary PWM on BUZZ_A/BUZZ_B (one nRF PWM instance): +/-3.3 Vo-p (max +/-12.5).
Murata land pattern: two 1.3 x 3.4 mm pads at x = +/-4.35 mm (custom footprint).
Sound exits via 2 mm slots in the bottom face at the non-terminal edges: keep them clear.



dial-me-spinner


Sheet: /Sensors & sounder/
File: sensors.kicad_sch


Title: Sensors & sounder

Size: A3	Date: 2026-10-19	**Rev: A**
KiCad E.D.A. 9.0.9		Id: 6/7

Coil A driver — DRV8837 #1

IN1/IN2: 00 coast, 10 fwd, 01 rev, 11 brake
VM = VSYS (3.0–4.5 V), VCC = +3V3
Pin 4 + EP (pad 9) to the GND plane
100 nF at the VM pin and at the VCC pin
U40/U41 + caps: TOP side in theta 60–120, or
BOTTOM only outside theta 60–120 (keep-out)










Coil B driver — DRV8837 #2

Same as #1. A 2-wire DC gearmotor uses
coil A only (U40, J40 pins 1–2); U41 then
idles with IN1/IN2 low








Shared VM bulk + nSLEEP pull-down


10 uF/25 V 0805 placed between the two VM pins
nSLEEP: 100k ext. pull-down (SPEC §4) in
parallel with the 100k internal one in each DRV
Sleep: IVM+IVCC <= 2x(95+25) nA = 0.24 uA max






Motor connector (JST SH 4-way)

Side entry SM04B, ~2.9 mm tall: the lead
runs in-plane to the radial actuator
Bottom side: just outside the theta 60–120
keep-out, r < 27, entry facing the actuator
1 A+, 2 A−, 3 B+, 4 B−
2-wire DC gearmotor: pins 1–2 only
MP solder tabs to GND



Home (park) Hall switch

DRV5032FA omnipolar push-pull, always on
(+3V3, 1.6 uA typ avg). HOME_N low = detent
magnet parked (free mode): no pull-up needed
TOP side only, above park pos. r 21.5, theta 90
(bottom = keep-out, 0.5 mm to the magnet)



dial-me-spinner		
Sheet: /Detent actuator & home sensor/		
File: detent.kicad_sch		
Title: Detent actuator & home sensor		
Size: A3	Date: 2026-10-19	**Rev: A**
KiCad E.D.A. 9.0.9		Id: 7/7