Sonic Security: AES Audio Encryption Accelerator Report

Keep your sound under wraps 🎁

Sonic Security Experts:

Jaewon Lee (jl6367), Tyler Chang (tc3407), Joshua Mathew (jm5915)

1) Project Overview

Sonic Security is a hardware-accelerated solution designed to provide audio encryption using the Terasic DE1-SoC platform. Our goal is to take clear, high-quality WAV files and transform them into secure, encrypted data—ensuring that only authorized users with the correct key can decode the original audio. By leveraging the parallel processing capability of our FPGA, we have put forward a design that minimizes latency while delivering robust encryption performance using an AES-128 core.

2) Algorithms

1) Brief Intro to AES-128:

The Advanced Encryption Standard (AES) is a symmetric block cipher formally adopted as a U.S. federal standard in 2001. It was the result of a multi-year NIST competition to find a successor to the older DES cipher, which had become insecure due to its short 56-bit key. AES as standardized has a fixed block size of 128 bits and supports key sizes of 128, 192, or 256. We focus on AES-128, the variant with a 128-bit (16-byte) key. Despite its shorter key, AES-128 is still considered highly secure.

```
# Convert bytes to state matrix

def bytes_to_state(data):

state = [[0 for _ in range(4)] for _ in range(4)]

for i in range(4):

for j in range(4):

state[j][i] = data[i * 4 + j]

return state

# Convert state matrix to bytes

def state_to_bytes(state):

output = bytearray(16)

for i in range(4):

for j in range(4):

for j in range(4):

output[i * 4 + j] = state[j][i]

return output
```

byte to state(data) and state to bytes(state) in Python

AES's design is mathematically rooted on arithmetic in finite fields. All byte-wise operations occur in the finite field **GF**(2^8) (Galois Field of 2^8 elements), where operations such as addition and multiplication are performed modulo an irreducible polynomial $m(x) = x^8 + x^4 + x^3 + x + 1$.

2) Explanation of Each AES-128 Stage

AES-128 operates on a 128-bit block of data which is conceptually organized as a 4x4 matrix of bytes called the *state*. For clarity, we can label the bytes of the state as $s_{r,c}$ with $r, c \in \{0, 1, 2, 3\}$, where r is the row index and c is the column index. The input 16-byte plaintext is initially mapped into this state matrix in column-major order: the first 4 bytes form the first column of the state, the next 4 bytes form the second column, and so on. Likewise, during output, the 4x4 state matrix is flattened back to 16 bytes in column-major order to produce the ciphertext.

SubBytes (Byte Substitution): The SubBytes stage is a non-linear byte-wise substitution that provides confusion (aka non-linearity) in AES. Each byte of the state is independently replaced using an 8×8 substitution box (S-box). The AES S-box is constructed by composing two mathematical operations in $GF(2^8)$: first by taking the multiplicative inverse of the byte (except that 0 is mapped to 0), then applying a fixed affine transformation. The result is a set fixed

permutation of the 256 possible byte values; for example, a byte value '0x53' is substituted with '0xED' in the AES S-box. Our team's implementation uses a precomputed table 'SBOX[0..255]' containing these substitutions. Applying SubBytes means $s_{r,c} = S(s_{r,c})$ for each byte of the state. This transformation is invertible by our inverse S-box table (which is used in decryption) which maps each output byte back to its original value. Our Python implementation defines the S-box as a static list of 256 byte values and sub_bytes (state) iterates through all 16 state bytes—replacing each with the corresponding S-box entry.

S-box Tables in Python

```
# SubBytes transformation
def sub_bytes(state):
for i in range(4):
for j in range(4):
state[i][j] = SBOX[state[i][j]]
return state

# InvSubBytes transformation
def inv_sub_bytes(state):
for i in range(4):
for j in range(4):
state[i][j] = INV_SBOX[state[i][j]]
return state
```

sub_bytes(state) and inv_sub_bytes(state) functions in Python

ShiftRows (Row Rotation): The ShiftRows transformation is a cyclic row shift that provides diffusion by permuting the byte positions in the state. The first row (r=0) is left unchanged. However, the second row (r=2) is cyclically left-shifted by 1 byte position, the third row by 2, and the fourth by 3. Essentially, the byte at position $s_{r,c}$ moves to position $s_{r,(c-r) \mod 4}$ after shifting (for r>0). For example, before ShiftRows, the second row has bytes ($s_{1,0}$, $s_{1,1}$, $s_{1,2}$, $s_{1,3}$); but after a left

rotate by 1, it becomes $(s_{1,1}, s_{1,2}, s_{1,3}, s_{1,0})$. The inverse ShiftRows (for decryption) rotates each non-first row in the opposite direction (to the right) by the same amount to undo the shift.

```
93  # ShiftRows transformation
94  def shift_rows(state):
95     state[1] = state[1][1:] + state[1][:1]
96     state[2] = state[2][2:] + state[2][:2]
97     state[3] = state[3][3:] + state[3][:3]
98     return state
99
100  # InvShiftRows transformation
101  def inv_shift_rows(state):
102     state[1] = state[1][3:] + state[1][:3]
103     state[2] = state[2][2:] + state[2][:2]
104     state[3] = state[3][1:] + state[3][:1]
105     return state
106
```

shift_rows(state) and inv_shift_rows(state) in Python

MixColumns (Column Mixing): MixColumns is a linear mixing operation that operates on each column of our state, viewed as a four-term polynomial over **GF**(2^8). Each column (4 bytes) is transformed by multiplying it with a fixed 4x4 matrix over **GF**(2^8). In standard AES, the transformation in polynomial form takes a column vector ($\mathbf{s}_{0,c}$, $\mathbf{s}_{1,c}$, $\mathbf{s}_{2,c}$, $\mathbf{s}_{3,c}$)^T and produces a new column ($\mathbf{s}'_{0,c}$, $\mathbf{s}'_{1,c}$, $\mathbf{s}'_{2,c}$, $\mathbf{s}'_{3,c}$)^T, which is given by:

$$\begin{pmatrix} s'_{0,c} \\ s'_{1,c} \\ s'_{2,c} \\ s'_{3,c} \end{pmatrix} = \begin{pmatrix} 2 & 3 & 1 & 1 \\ 1 & 2 & 3 & 1 \\ 1 & 1 & 2 & 3 \\ 3 & 1 & 1 & 2 \end{pmatrix} \begin{pmatrix} s_{0,c} \\ s_{1,c} \\ s_{2,c} \\ s_{3,c} \end{pmatrix},$$

where our arithmetic is done in $GF(2^8)$ and constants 1,2,3 represent field elements (in this case: 0x01, 0x02, 0x03 in hex). In practice though, this means:

$$\begin{aligned} s_{0,c}' &= (2 \cdot s_{0,c}) \oplus (3 \cdot s_{1,c}) \oplus (1 \cdot s_{2,c}) \oplus (1 \cdot s_{3,c}), \\ s_{1,c}' &= (1 \cdot s_{0,c}) \oplus (2 \cdot s_{1,c}) \oplus (3 \cdot s_{2,c}) \oplus (1 \cdot s_{3,c}), \\ s_{2,c}' &= (1 \cdot s_{0,c}) \oplus (1 \cdot s_{1,c}) \oplus (2 \cdot s_{2,c}) \oplus (3 \cdot s_{3,c}), \\ s_{3,c}' &= (3 \cdot s_{0,c}) \oplus (1 \cdot s_{1,c}) \oplus (1 \cdot s_{2,c}) \oplus (2 \cdot s_{3,c}) \end{aligned}$$

where \cdot denotes multiplication in $\mathbf{GF}(2^8)$ and \oplus is byte-wise XOR (field addition). The fixed matrix essentially mixes each byte with its neighbors in the column, which ensures that a change in one byte of the state affects all four bytes of that column in the next round. As you can see, our Python implementation of $mix_columns(state)$ follows this formula—using gmul(a,b) to multiply bytes by the constants 2 and 3 in $\mathbf{GF}(2^8)$, then XORing the results accordingly. This function also implements multiplication via the "Russian peasant" multiplication, iteratively accumulating the result p by XORing a into p whenever the least significant bit of b is 1, then repeatedly doubles a (with a polynomial reduction via XOR with 0x1B when a overflows 8 bits). This accomplishes the

modulo m(x) multiplication. The inverse MixColumns (used in decryption) multiplies by the matrix inverse, which corresponds to constants {0x0E, 0x0B, 0x0D, 0x09} in **GF**(2^8)(these are 14, 11, 13, 9 in decimal) such that the original column is recovered.

```
# Galois Field multiplication

def gmul(a, b):

p = 0

for _ in range(8):

if b & 1:

p ^= a

high_bit_set = a & 0x80

a <<= 1

if high_bit_set:

a ^= 0x1b # XOR with the irreducible polynomial x^8 + x^4 + x^3 + x + 1

b >>= 1

return p & 0xff
```

qmul(a,b) in Python

```
def mix_columns(state):
    for i in range(4):
       s0 = state[0][i]
        s1 = state[1][i]
        s2 = state[2][i]
        s3 = state[3][i]
        state[0][i] = gmul(0x02, s0) ^ gmul(0x03, s1) ^ s2 ^ s3
        state[1][i] = s0 ^ gmul(0x02, s1) ^ gmul(0x03, s2) ^ s3
state[2][i] = s0 ^ s1 ^ gmul(0x02, s2) ^ gmul(0x03, s3)
        state[3][i] = gmul(0x03, s0) ^{\circ} s1 ^{\circ} s2 ^{\circ} gmul(0x02, s3)
    return state
# InvMixColumns transformation
def inv_mix_columns(state):
    for i in range(4):
        s0 = state[0][i]
        s1 = state[1][i]
        s2 = state[2][i]
        s3 = state[3][i]
         state[0][i] = gmul(0x0e, s0) ^ gmul(0x0b, s1) ^ gmul(0x0d, s2) ^ gmul(0x09, s3)
        state[1][i] = gmul(0x09, s0) ^ gmul(0x0e, s1) ^ gmul(0x0b, s2) ^ gmul(0x0d, s3)
         state[2][i] = gmul(0x0d, s0) ^ gmul(0x09, s1) ^ gmul(0x0e, s2) ^ gmul(0x0b, s3)
         state[3][i] = gmul(0x0b, s0) ^ gmul(0x0d, s1) ^ gmul(0x09, s2) ^ gmul(0x0e, s3)
    return state
```

mix_columns(state) and inv_mix_columns(state) in Python

AddRoundKey (Key Mixing): In AddRoundKey, our 128-bit round key is XORed with the state. Since XOR in binary is the group addition operation in GF(2), this stage here combines the current data with the round's subkey. The round key also follows a 4x4 byte matrix conceptually, derived from the cipher key via the Key Expansion algorithm which is discussed below. AddRoundKey is quite straightforward: each byte of the state $s_{r,c}$ is replaced by $s_{r,c} \oplus k_{r,c}$ where $k_{r,c}$ is the corresponding byte of the round key. This is the only stage in AES that incorporates the secret key, and it also ensures that each round's output depends on the key. In our Python implementation, $add_round_key(state, round_key)$ loops through the 4x4 matrix and XORs each state byte with the corresponding round key byte. Notice that XOR is its own inverse, so the inverse of this function (for the purpose of decryption) would be identical to encryption.

```
# AddRoundKey transformation
def add_round_key(state, round_key):
for i in range(4):
for j in range(4):
state[i][j] ^= round_key[i][j]
return state
```

add_round_key(state, round_key) in Python

Key Expansion (Key Schedule): AES-128 uses a key schedule to derive 11 round keys (each 128 bits) from the initial cipher key of 128 bits. The key schedule is vital for security purposes as it ensures that each round uses a different key while being efficiently computable at the same time. The input key is divided into four 32-bit words: W[0..3]. The algorithm then generates new words W[i] for i=4 to 43 (since AES-128 requires $4 \times (10+1) = 44$ words for 11 round keys). Each new word is either the XOR of the previous word and the word four positions back, or, for the position that are multiples of four, a transformed version of the previous word XORed with the word four back. More formally, for $i \ge 4$:

```
If i \mod 4 \neq 0, then W[i] = W[i-4] \oplus W[i-1]. If i \mod 4 = 0, then W[i] = W[i-4] \oplus \mathtt{SubWord}(\mathtt{RotWord}(W[i-1])) \oplus Rcon[i/4].
```

Here, RotWord takes a 4-byte word (a_0, a_1, a_2, a_3) and cyclically rotates it to (a_1, a_2, a_3, a_0) . SubWord applies our AES S-box to each of the 4 bytes of its word input (just like SubBytes does to state bytes). Rcon[j] is a round constant word for the jth round, which is defined as $(R_{j_1}Ox00, 0x00, 0x00)$, with R_{j_1} being an element in $GF(2^8)$ that exponentes 2 to the power (j-1). In hexadecimal, the sequence of R_{j_1} for AES-128 rounds j=1 to 10 is 01, 02, 04, 08, 10, 20, 40, 80, 1B, 36. For example, $R_{1} = 0x01, R_{2} = 0x02, R_{3} = 0x04$, etc. where each is essentially 2^{j-1} in $GF(2^8)$ modulo our irreducible polynomial. These constants break symmetry between rounds, albeit in a non-repetitive yet predictable way. In Python, the *expand_key(key)* function implements this schedule by starting from the 16-byte key and computing all round key matrices. The helper function *key_schedule_core(word, iteration)* performs the RotWord, SubWord (via our handy S-box), and XOR with the appropriate Rcon byte for the given iteration. The expanded key results in a list of round keys round_keys[0]...round_keys[10], each of which is a 4x4 byte matrix suitable for the AddRoundKey step in each round.

```
# Round constants for key schedule
RCON = [0x01, 0x02, 0x04, 0x08, 0x10, 0x20, 0x40, 0x80, 0x1b, 0x36]
```

Rcon Array in Python

key_schedule_core(word, iteration) in Python

```
def expand_key(key, rounds=10):
   key_words = [key[i:i+4] for i in range(0, len(key), 4)]
   expanded_key_words = list(key_words)
   for i in range(len(key_words), 4 * (rounds + 1)):
      temp = list(expanded_key_words[i-1])
       if i % len(key_words) == 0:
           temp = key_schedule_core(temp, i // len(key_words) - 1)
       for j in range(4):
           temp[j] ^= expanded_key_words[i-len(key_words)][j]
       expanded_key_words.append(temp)
   # Convert expanded key words to round keys (4x4 matrices)
   round keys = []
   for i in range(0, len(expanded_key_words), 4):
      round_key = [[] for _ in range(4)]
               round_key[k].append(expanded_key_words[i+j][k])
       round_keys.append(round_key)
   return round_keys
```

expand_key(key, rounds=10) in Python

3) Round Structure

An AES-128 encryption consists of an initial key addition, followed by 9 full rounds, and a final round which omits the MixColumns step. We can summarize the sequence of transformation steps as:

- Initial Round: AddRoundKey using round key 0 (the original cipher key)
- Rounds 1-9: Each round consists of SubBytes, ShiftRows, MixColumns, and AddRoundKey
 (in that order) using round keys 1-9
- Round 10 (Final Round): SubBytes, ShiftRows, and AddRoundKey (using round key 10).
 MixColumns is not performed in the final round. This is because after the last
 AddRoundKey, there is no need for further mixing (the ciphertext is the output).

```
# AES Encryption function
def aes_encrypt_block(data, key):
    state = bytes_to_state(data)
    round_keys = expand_key(key)
    state = add_round_key(state, round_keys[0])
    # Main rounds
    for i in range(1, 10):
        state = sub_bytes(state)
       state = shift_rows(state)
        state = mix columns(state)
        state = add_round_key(state, round_keys[i])
    # Final round (no MixColumns)
    state = sub_bytes(state)
    state = shift_rows(state)
    state = add_round_key(state, round_keys[10])
    return state_to_bytes(state)
```

aes_encrypt_block(data, key) in Python

Decryption follows the inverse sequence, starting with the final round key and applying inverse transformations in reverse order (AddRoundKey, InvShiftRows, InvSubBytes, etc.), with an analogous structure of 10 rounds.

```
# AES Decryption function
def aes_decrypt_block(data, key):
    state = bytes_to_state(data)
    # Generate round keys
    round_keys = expand_key(key)
    # Initial round key addition
    state = add_round_key(state, round_keys[10])
    # Main rounds
    for i in range(9, 0, -1):
       state = inv_shift_rows(state)
       state = inv_sub_bytes(state)
       state = add_round_key(state, round_keys[i])
       state = inv_mix_columns(state)
    state = inv_shift_rows(state)
    state = inv_sub_bytes(state)
    state = add_round_key(state, round_keys[0])
   return state_to_bytes(state)
```

aes_decrypt_block(data, key) in Python

4) ECB Mode Implementation

Our AES-128 implementation is used in Electronic Codebook (ECB) mode of operation for encrypting data, particularly WAV files. ECB is the simplest block cipher mode: the plaintext is divided into independent 16-byte blocks, and each block is encrypted separately with the same key. In the context of this project, ECB was chosen for simplicity and because it allows for straightforward parallelization (since each block encryption is independent, multiple blocks can be processed in parallel in FPGA design, and there is no feedback dependency between blocks).

Before encryption, data that is not an exact multiple of 16 bytes must be padded. We employ the standard PKCS#7 padding scheme to ensure the plaintext length is a multiple of the AES block size. In PKCS#7 padding, if *n* bytes of padding are required (1 to 16 bytes), each of those *n* bytes are set to the value *n*. For example, if the plaintext is 5 bytes short of a 16-byte multiple, 5 bytes of value 0x05 will be appended. If the plaintext length is already exactly a multiple of 16, a full 16 bytes of value 0x10 are added as padding (this unambiguously indicates padding as well). In our Python implementation, we check the length of the final block and, if it is shorter than 16 bytes, we compute the needed padding length and append the padding bytes. On decryption, the code verifies the padding by examining the last byte to see how many padding bytes should be removed, and confirming that all of them have the expected value. Proper handling of padding is necessary to recover the exact original plaintext after decryption.

```
# ECB Mode encryption

def encrypt_ecb(data, key):

# Split data into blocks of 16 bytes

blocks = [data[i:i+16] for i in range(0, len(data), 16)]

# Pad the last block if necessary (PKCS#7 padding)

last_block_len = len(blocks[-1])

if last_block_len < 16:

padding_length = 16 - last_block_len

blocks[-1] = blocks[-1] + bytes([padding_length]) * padding_length

# Encrypt each block independently
encrypted_blocks = []
for block in blocks:

encrypted_block = aes_encrypt_block(block, key)
encrypted_blocks.append(encrypted_block)

# Concatenate all encrypted blocks
return b''.join(encrypted_blocks)
```

encrpyt_ecb(data, key) in Python

```
# ECB Mode decryption

def decrypt_ecb(data, key):

# Split data into blocks of 16 bytes

blocks = [data[i:i+16] for i in range(0, len(data), 16)]

# Decrypt each block independently

decrypted_blocks = []

for block in blocks:

decrypted_block = aes_decrypt_block(block, key)

decrypted_blocks.append(decrypted_block)

# Concatenate all decrypted blocks

result = b''.join(decrypted_blocks)

# Remove padding

padding_length = result[-1]

if padding_length > 0 and padding_length <= 16:

# Verify padding (all padding bytes should be the same)

padding = result[-padding_length]

if all(p == padding_length]

# Return the result without removing padding if padding is invalid return result

# Return result
```

decrypt_ecb(data, key) in Python


In sum, our implementation in ECB mode will:


- 1. Split the input plaintext (e.g., raw WAV file bytes) into 16-byte blocks
- 2. Pad the last block with PKCS#7 if necessary to reach 16 bytes
- 3. Encrypt each block independently with AES-128
- 4. Concatenate all ciphertext blocks to produce the final output

3) System Block Diagrams

1) AES_Top

• Use byte_enable to write to byte specific places in RAM for round key






This module serves as the interface between the Avalon MM interface and the internal AES modules, and therefore defines the register map and handles logic regarding the HW's modes of

operation. This module also stitches together the inputs and outputs of our AES_Scheduler module with the FIFOs that come before and after it. We will use the SCFIFO IP provided by Intel with a depth of N * 1k bits (N = number of parallel cores instantiated) because it seems reasonable for our purposes.

2) AES_Scheduler





The main operation of AES_Scheduler is to maintain the correct ordering of blocks processed by the AES_Core(s). The byte-wide *q* input for this module will be a read (using *rdreq*) in from a FIFO IP and the scheduler will fill the *input* registers for each core in an ordered fashion. Once all core's *input* registers are filled it will synchronously send a pulse on the *start*. We have designed the cores to provide an encrypted/decrypted output in a predetermined cycle count of 50, and once that has been reached we will begin attempting to write (using *wrreq*) the values in the *output* registers to the output FIFO. We will use counter logic to ensure order is preserved in the byte-by-byte reading and writing with the FIFOs. This logic will also inform when the AES_Core(s) should start in order to make sure that previously computed outputs aren't overwritten.

Another important function of this module is to provide the cores with the correct *round* they should be on as well as the correct *round* key they should be using. Since we have designed the


stages in the core to have a deterministic cycle time, we can update the *round* register based on a counter that begins once the *start* pulse is sent. Furthermore, since the round keys will be the same for every 16 byte block, we have chosen to store these keys in RAM which populates the *round_key* register when the *round* is incremented. The key expansion is done on the driver side and this RAM that stores the keys is within the register space of the module.

3) AES_Core





AES_CORE



The AES_Core module encapsulates encryption/decryption on a 128-bit data block.. Depending on the *mode* input, AES_Core will either be in encryption or decryption mode. As described in the Algorithms section, we decompose this core into 4 distinct stages. We use a single local 128-bit wide register to store the intermediary results of each stage. The shift, mix, and add stages all are transformations that can be reduced to a set of XORs and left/right shifts and thus can be done in a single cycle. The substitution stage requires reading from a ROM which we allot 2 cycles for latching. This module's main logic will consist of ensuring correct data flow based on the static scheduling and cycle time of each stage.

4) Resources

Parameters: N (number of cores)

Memory:

Round Keys: 1408 bits (RAM) → 22 M10K Blocks

Substitution Table: N * 2 * 2,048 bits (ROM) → N * 16 M10K Blocks

FIFO: N * 2* 1k bits (FIFO IP) → N * 2 M10K Blocks

Maximum:

M10k Blocks: 445 → 4450 Kbits

Reasonable N = $10 \Rightarrow 202 \text{ M10K Blocks}$ (2020 KBits of memory used)

5) Hardware-Software Interface

The interface between hardware and software will be utilizing the Avalon MM interface in the same way that vga_ball did. We will create drivers for encryption and decryption that at first modify the state of the register map to set the mode of operation and signal start of execution. The driver will also then provide an api to write and read bytes to/from the HW accelerator and the basic user-space application will simply open a WAV file and encrypt it, storing the output into a different WAV file.

1) Register Map

SECTION	REGISTER MA	REGISTER MAP		
0x0 - 0x8	in_data [7:0]	W		
0x8 - 0x10	out_data [7:0]	R		
0x10 - 0x18	ctl [7:0]	W		
0x18 - 0x20	status [7:0]	R		
0x20 - 0x5A0	round_keys [1407:0]	W		

status									
7	6	5	4	3	2	1	0		
x	x	х	х	x	х	input_full	output_empty		

ctl								
7	6	5	4	3	2	1	0	
x	x	х	x	clear	mode	input_mode	start	

We employ a single byte control register and single byte status register as the primary control interface for the user.

start - High while the AES module should be active, will enable the scheduler to continually schedule FIFO read/writes and start pulses to the core

input_mode - 1 for input data coming from microphone, 0 for data to be streamed from input_data
in the register map

mode - 0 for encryption mode, 1 for decryption mode

clear - When high will clear the data that exists in the FIFOs

output-empty - High when the output FIFO is empty, if read while empty data will be same as previous read


input-full- High when the input FIFO is full, if written to while full data will NOT be overwritten nor will the written value propagate forward

Note: The per-round-keys will have to be calculated and written to the respective portion of the register map in the following order

[Initial Key] [Round 1 Key] [Round 2 Key] ... [Round 10 Key]

Each round key should be stored in this format: [MSB ...LSB]

2) Logic Flow of File-To-File Encryption



6) Task Distribution, Lessons, and Advice

Josh and Tyler worked on the hardware design diagrams, SystemVerilog module implementations, and HW/SW interfacing. Jaewon worked on C implementations of kernel driver modules, Verilator tests for all SV modules, round key expansion, and user space program for input processing. When it came to hardware, we learned that the more time and specificity you put into the design and planning stage of the project, the easier the actual implementation will be. Being very detailed with timing diagrams, state machines, and interfaces is what will help out tremendously in this course. Endianness was a huge culprit to the countless hours spent debugging this project. We would advise to spend time understanding data direction flow rigorously, and also learned that things that might seem insignificant can actually turn out to be bigger issues than expected.

7) Code

HW Code:

add_round_key.sv

```
module add_round_key (
    input [127:0] in_text, // input text
    input [127:0] round_key, // round key
    output [127:0] out_text // output text
);

// The same XOR operation, regardless of encryption or decryption
    assign out_text = in_text ^ round_key;
endmodule
```

aes_core.sv

```
module aes core (
  input clk,
  input [127:0] in text,
  input [127:0] round_key,
  input wr_en_sched,
  input start,
  input mode,
  output [127:0] out text
);
reg wr en;
reg [2:0] select;
reg [2:0] state;
reg [2:0] next_state;
reg [127:0] r;
reg [5:0] counter;
add_round_key m_add_round_key(.in_text(r), .round_key(round_key), .out_text(out_add));
mix_columns m_mix_columns(.in(r), .mode(mode), .out(out_mix));
shift_rows m_shift_rows(.in_text(r), .mode(mode), .out_text(out_shift));
```

```
substitute_bytes m_substitute_bytes(.in(r), .clk(clk), .mode(mode), .out(out_sub));
logic [127:0] out add;
logic [127:0] out sub;
logic [127:0] out shift;
logic [127:0] out mix;
typedef enum logic [2:0] {
  ADD = 3'd1,
  SUB 1 = 3'd2,
  SUB 2 = 3'd3,
  SHIFT = 3'd4,
  MIX = 3'd5
assign out text = r;
always comb begin
wr en sched; end
1; end
          SUB 1: begin next state = SUB 2; select = 2; wr en = 1; end
          SUB 2: begin next state = SHIFT; select = 2; wr en = 1; end
          SHIFT: begin next state = (counter == 49) ? ADD: MIX; select = 3; wr en =
1; end
wr en sched; end
wr_en_sched; end
```

```
ADD: begin next_state = (counter == 1) ? SHIFT: (counter == 50) ? IDLE:
MIX; select = 1; wr en = 1; end
          SHIFT: begin next state = SUB 1; select = 3; wr en = 1; end
wr_en_sched; end
end
always_ff @(posedge clk) begin
          default: r <= 128'b0;</pre>
```

```
out_mix[15:8]); // Third column
out mix[7:0]);  // Fourth column
end
endmodule
```

aes_ctl.sv

```
module aes_ctl(
  input logic clk,
  input logic reset,
  input logic write,
  input logic chipselect,
  input logic [31:0] writedata,
  output logic [31:0] readdata,
  output logic start,
  output logic mode
);
```

```
always_ff @(posedge clk) begin

if (reset) begin
    start <= 1'b0;
    mode <= 1'b0;
end

if (write & chipselect) begin
    start <= writedata[0];
    mode <= writedata[1];
end

readdata <= {{30{1'b0}}, mode, start};
end

endmodule</pre>
```

aes scheduler.sv

```
module aes_scheduler #(
   parameter int N_CORES = 10
)(
   input clk,
   input reset,
   input start,
   input mode,
   input logic [127:0] round_key, // Packed array syntax
   output logic [3:0] round_key_addr,

input sink_valid,
   input sink_valid,
   input logic [31:0] sink_data,
   // input sink_channel,
   // input sink_error,
   output logic sink_ready,

output logic [31:0] source_data,
   // output source_channel,
   // output source_error,
```

```
input source_ready
);
logic [127:0] in_text [10-1:0]; // TODO: Parameter N
logic [127:0] out text [10-1:0]; // TODO: Parameter N
/* Read specific instantions */
logic [7:0] r cnt; // sequential
logic we_r; // comb
logic we_core; //comb
logic wr_en_sched [10-1:0]; // TODO: Change 9 to parameter N (N number cores created)
logic [31:0] r_reg [3:0];
/* Execute specific instantiatons */
logic [5:0] c cnt; // seq
logic [3:0] round; // seq
logic start_cores; // comb
/* Write specific instantiations */
logic [7:0] w cnt; // seq
logic we w; // comb
logic [31:0] core_out [3:0]; //comb
logic [1:0] state;
logic [1:0] next_state;
typedef enum logic [1:0] {
  IDLE = 2'd0,
  WRITE = 2'd3
logic [1:0] r_reg_word_sel;
logic [3:0] r_reg_core_sel;
logic [1:0] w_reg_word_sel;
logic [3:0] w_reg_core_sel;
```

```
assign r_reg_word_sel = r_cnt[1:0];
assign r_reg_core_sel = r_cnt[5:2];
assign w reg word sel = w cnt[1:0];
assign w_reg_core_sel = w_cnt[5:2];
genvar j;
generate
           .in text(in text[j]),
           .round key(round key),
           .wr_en_sched(wr_en_sched[j]),
           .mode(mode),
endgenerate
always comb begin : state handler
```

```
always comb begin : core input comb
  if (state == READ) begin
      we_core = (r_reg_word_sel == 0) & (r_cnt != 0);
      for(int i = 0; i < 10; i++) begin
           in_text[i] = {r_reg[0], r_reg[1], r_reg[2], r_reg[3]};
          wr_en_sched[i] = we_core & (r_reg_core_sel - 1 == 4'(i));
      core_out[0] = out_text[w_reg_core_sel][127:96];
      core_out[1] = out_text[w_reg_core_sel][95:64];
      core_out[2] = out_text[w_reg_core_sel][63:32];
      core_out[3] = out_text[w_reg_core_sel][31:0];
      source_data = core_out[w_reg_word_sel];
```

```
end else begin
end
always_ff @(posedge clk ) begin : core_input_seq
           r_reg[r_reg_word_sel] <= sink_data;</pre>
  end else begin
```

```
state <= next_state;
end
endmodule</pre>
```

mix_columns.sv

```
module mix_columns(input logic [127:0] in,
      input logic mode,
      output logic [127:0] out);
  logic [7:0] in_bytes [15:0];
  logic [7:0] out_bytes [15:0];
  input [7:0] a;
  input [7:0] a;
  input [7:0] a;
      a4 = xtime2(a2);
```

```
end
input [7:0] a;
  a4 = xtime2(a2);
  xtime11 = a8 ^ a2 ^ a; // a * 8 ^ a * 2 ^ a
input [7:0] a;
logic [7:0] a2, a4, a8;
  a4 = xtime2(a2);
  input [7:0] a;
  a2 = xtime2(a);
  a4 = xtime2(a2);
  a8 = xtime2(a4);
function automatic logic [7:0] get_byte(input logic [127:0] vec, input int index);
  get byte = vec[127 - index * 8 -: 8];
```

```
in bytes[i] = in[127 - i * 8 -: 8];
              out bytes[i] = (xtime2(in bytes[i])) ^ (xtime3(in bytes[i+1])) ^
in_bytes[i+2] ^ in_bytes[i+3];
              out_bytes[i+1] = in_bytes[i] ^ (xtime2(in_bytes[i+1])) ^
(xtime3(in_bytes[i+2])) ^ in bytes[i+3];
              out bytes[i+2] = in bytes[i] ^ in bytes[i+1] ^ (xtime2(in bytes[i+2]))
 xtime3(in_bytes[i+3]);
              out_bytes[i+3] = xtime3(in_bytes[i]) ^ in_bytes[i+1] ^ in_bytes[i+2] ^
xtime2(in bytes[i+3]);
              out_bytes[i] = (xtime14(in_bytes[i])) ^ (xtime11(in_bytes[i+1])) ^
(xtime13(in_bytes[i+2])) ^ (xtime9(in_bytes[i+3]));
              out_bytes[i+1] = (xtime9(in_bytes[i])) ^ (xtime14(in_bytes[i+1])) ^
(xtime11(in bytes[i+2])) ^ (xtime13(in bytes[i+3]));
              out_bytes[i+2] = (xtime13(in_bytes[i])) ^ (xtime9(in_bytes[i+1])) ^
(xtime14(in_bytes[i+2])) ^ (xtime11(in_bytes[i+3]));
              out_bytes[i+3] = (xtime11(in_bytes[i])) ^ (xtime13(in_bytes[i+1])) ^
(xtime9(in bytes[i+2])) ^ (xtime14(in bytes[i+3]));
          out[127 - i * 8 -: 8] = out bytes[i];
```

mixed_width_true_dual_port_ram.sv

```
module mixed width true dual port ram
   #(parameter int
      ADDRESS WIDTH2 = 8)
       input [ADDRESS WIDTH1-1:0] addr1,
       input [ADDRESS WIDTH2-1:0] addr2,
       input [DATA WIDTH1 -1:0] data in1,
       input [DATA WIDTH1*(1<<(ADDRESS WIDTH1 - ADDRESS WIDTH2))-1:0] data in2,</pre>
       input we1, we2, clk, rst,
       output reg [DATA WIDTH1-1 :0] data out1,
       output reg [DATA_WIDTH1*(1<<(ADDRESS_WIDTH1 - ADDRESS_WIDTH2))-1:0] data_out2);</pre>
  localparam RAM DEPTH = 1 << ADDRESS WIDTH2;</pre>
```

```
reg [DATA_WIDTH2-1:0] data_reg2;

// Port A
always@(posedge clk)
begin
    if(wel)
        ram[addr1 / RATIO][addr1 % RATIO] <= data_in1;
    data_reg1 <= ram[addr1 / RATIO][addr1 % RATIO];
end
assign data_out1 = data_reg1;

// port B
always@(posedge clk)
begin
    if(we2)
        ram[addr2] <= data_in2;
    data_reg2 <= ram[addr2];
end
assign data_out2 = data_reg2;
endmodule : mixed_width_true_dual_port_ram</pre>
```

shift rows.sv

```
shifted row3[31:24],
       shifted row0[23:16], shifted row1[23:16], shifted row2[23:16],
shifted row3[23:16],
shifted_row3[15:8],
      shifted_row0[7:0], shifted_row1[7:0], shifted_row2[7:0],
shifted row3[7:0]
endmodule
```

simple_rom.sv

```
module simple_rom (
   input logic     clk,
   input logic [8:0] addr,
   output logic [7:0] data
);

logic [7:0] rom_data [0:511];
```

```
initial begin
    $readmemh("sub_box.hex", rom_data);
end

always_ff @(posedge clk) begin
    data <= rom_data[addr];
end

endmodule</pre>
```

```
sub box.hex
:10000000637C777BF26B6FC5300167FEFDAB776C
:10001000CA82C97DFA5947F0ADD4A2AF9CA472C025
:10002000B7FD93263F3FF7CC34A5E5F171D831150B
:1000300004C723C31896059A071280E2EB27B275F9
:10004000098332C1A1B6E5AA0523BD6B3929E32F8486
:10005000D5310000ED20FCB15B6ACB39BE4A4C58CF3D
:10006000D0EFAAFB434D338545F9027F503C9FA891
:10007000A51A3408F929D38F5BCBD21A10FFF3D208
:10008000CD0C13EC5F974417C4A77E3D645D1973F5
:10009000608A14FDC222A90886E46EEB814DE5E0BDB7A
:1000A000E0323A0A490624C5C2D3AC629195E47904
:1000B000E7C8376D8DD54EA96C56F4EA657AAE0806
:1000C000BA78252E1CA6B4C6E8DD741F4BBD8B8A25
:1000D000703EB5664803F60E6135576B986C11D9E8F
:1000E000E1F8981169D98E949B1E87E9CE5528DF3A
:1000F0008CA1890DBFE642684199D2D0FB054BB1617
:10010000520906AD5303665A38BF40A39E81F3D7FB72
:100110007CE339829B2FFF878E34384C4DEECBE9CB54
:10012000547B943A2A6C223D3EE4C950B42FA4C3E4F9
:100130000862EA166282D924B2765BA2496D8BD125D2
:1001400072F8F6648668981D64A45CCC5D65B6929B
:1001500060C7048500FDEDB9DA5E1546576A78D9D8475
:1001600090D8AB008CBC0DA0F7E458056B8B34506F8
:10017000D02C1E8FCA3F0F02C1AFBD030138A6BB9
:100180003A9111414F67DCEA97F2CFCEF0B4E673E5
:1001900096AC7422E7AD3585E2F937E81C75DF6E72
:1001A00047F11A711D29C5896FB7620EAA18BE1B59
:1001B000FC563E4BC6D2790A9DB0CFE78CD5AF43A
:1001C0001FDD8A33880F7C31B1121059278ECEF5F9C
```

:1001D00060517FA9196B54A0D2DE57A9F93C99CEF27 :1001E000A0E03B4DAE2AF5B0C8EBBB3C8353996145 :1001F000172B047EBA77D626E169146355210C7D41 :00000001FF

sub box intel.hex

63 7c 77 7b f2 6b 6f c5 30 01 67 2b fe d7 ab 76 ca 82 c9 7d fa 59 47 f0 ad d4 a2 af 9c a4 72 c0 b7 fd 93 26 36 3f f7 cc 34 a5 e5 f1 71 d8 31 15 04 c7 23 c3 18 96 05 9a 07 12 80 e2 eb 27 b2 75 09 83 2c 1a 1b 6e 5a a0 52 3b d6 b3 29 e3 2f 84 53 d1 00 ed 20 fc b1 5b 6a cb be 39 4a 4c 58 cf d0 ef aa fb 43 4d 33 85 45 f9 02 7f 50 3c 9f a8 51 a3 40 8f 92 9d 38 f5 bc b6 da 21 10 ff f3 d2 cd 0c 13 ec 5f 97 44 17 c4 a7 7e 3d 64 5d 19 73 60 81 4f dc 22 2a 90 88 46 ee b8 14 de 5e 0b db e0 32 3a 0a 49 06 24 5c c2 d3 ac 62 91 95 e4 79 e7 c8 37 6d 8d d5 4e a9 6c 56 f4 ea 65 7a ae 08 ba 78 25 2e 1c a6 b4 c6 e8 dd 74 1f 4b bd 8b 8a 70 3e b5 66 48 03 f6 0e 61 35 57 b9 86 c1 1d 9e e1 f8 98 11 69 d9 8e 94 9b 1e 87 e9 ce 55 28 df 8c a1 89 0d bf e6 42 68 41 99 2d 0f b0 54 bb 16 52 09 6a d5 30 36 a5 38 bf 40 a3 9e 81 f3 d7 fb 7c e3 39 82 9b 2f ff 87 34 8e 43 44 c4 de e9 cb 54 7b 94 32 a6 c2 23 3d ee 4c 95 0b 42 fa c3 4e 08 2e a1 66 28 d9 24 b2 76 5b a2 49 6d 8b d1 25 72 f8 f6 64 86 68 98 16 d4 a4 5c cc 5d 65 b6 92 6c 70 48 50 fd ed b9 da 5e 15 46 57 a7 8d 9d 84 90 d8 ab 00 8c bc d3 0a f7 e4 58 05 b8 b3 45 06 d0 2c 1e 8f ca 3f 0f 02 c1 af bd 03 01 13 8a 6b 3a 91 11 41 4f 67 dc ea 97 f2 cf ce f0 b4 e6 73 96 ac 74 22 e7 ad 35 85 e2 f9 37 e8 1c 75 df 6e 47 f1 1a 71 1d 29 c5 89 6f b7 62 0e aa 18 be 1b fc 56 3e 4b c6 d2 79 20 9a db c0 fe 78 cd 5a f4 1f dd a8 33 88 07 c7 31 b1 12 10 59 27 80 ec 5f 60 51 7f a9 19 b5 4a 0d 2d e5 7a 9f 93 c9 9c ef a0 e0 3b 4d ae 2a f5 b0 c8 eb bb 3c 83 53 99 61 17 2b 04 7e ba 77 d6 26 e1 69 14 63 55 21 0c 7d

substitute_bytes.sv

```
module substitute_bytes(input logic [127:0] in,
          input logic mode,
          input logic clk,
          output logic [127:0] out);
  logic [7:0] in_bytes [15:0];
  logic [7:0] out_bytes [15:0];
          simple_rom simple_rom_j(.clk(clk), .data(out_bytes[j]), .addr(addr[j]));
          in_bytes[i] = in[127 - i * 8 -: 8];
          out[127 - i * 8 -: 8] = out bytes[i];
          addr[i] = {mode, in_bytes[i]};
endmodule
```

Fifo SW Code:

fifo check.c

```
#include <stdio.h>
#include <stdlib.h>
#include <fcntl.h>
#include <unistd.h>
#include <sys/ioctl.h>
#include "fifo write.h"
#include "fifo read.h"
int main(int argc, char *argv[]) {
  int fifo num;
  int level;
  int config mode = 0; /* 0 means don't change the current setting */
  if (argc < 2 || argc > 3) {
      fprintf(stderr, "Usage: %s [0|1] [config mode]\n", argv[0]);
      fprintf(stderr, " 0: Check input FIFO level\n");
      fprintf(stderr, " 1: Check output FIFO level\n");
      fprintf(stderr, " config_mode (optional): Set endianness and word order
(1-4):\n");
      fprintf(stderr, " 1 = Big endian, normal word order\n");
      fprintf(stderr, "
      fprintf(stderr, " 3 = Little endian, normal word order\n");
      fprintf(stderr, "
                          4 = Little endian, reverse word order\n");
```

```
fifo num = atoi(argv[1]);
    fprintf(stderr, "Error: FIFO number must be 0 or 1\n");
if (argc == 3) {
   config_mode = atoi(argv[2]);
   if (config mode < 1 || config mode > 4) {
        fprintf(stderr, "Error: config mode must be between 1 and 4\n");
   fd = open("/dev/fifo write", O RDWR);
        perror("Error opening /dev/fifo write");
    if (config mode > 0) {
        if (ioctl(fd, FIFO_WRITE_SET_CONFIG, &config_mode) < 0) {</pre>
            perror("Error setting configuration mode");
            close(fd);
        printf("Set FIFO 0 config mode to %d\n", config_mode);
    if (ioctl(fd, FIFO_WRITE_GET_LEVEL, &fwa) < 0) {</pre>
        perror("Error getting FIFO level");
        close(fd);
```

```
level = fwa.data;
    fd = open("/dev/fifo read", O RDWR);
        perror("Error opening /dev/fifo read");
    if (config mode > 0) {
        if (ioctl(fd, FIFO READ SET CONFIG, &config mode) < 0) {</pre>
            perror("Error setting configuration mode");
            close(fd);
        printf("Set FIFO 1 config mode to %d\n", config mode);
    if (ioctl(fd, FIFO READ GET LEVEL, &fra) < 0) {</pre>
        perror("Error getting FIFO level");
        close(fd);
close(fd);
printf("FIFO %d fill level: %d\n", fifo num, level);
```

fifo_cleanup.sh

```
#!/bin/bash
# FIFO system cleanup script
```

```
echo "=== FIFO System Cleanup ==="
echo
if [ "$(id -u)" -ne 0 ]; then
fi
echo "Currently loaded FIFO modules:"
lsmod | grep fifo
echo "Unloading kernel modules..."
if lsmod | grep -q "fifo read"; then
else
fi
if lsmod | grep -q "fifo write"; then
else
fi
if lsmod | grep -q "fifo"; then
else
```

```
read -p "Do you want to clean up compiled files? (y/n): " clean files
if [ "$clean files" = "y" ] || [ "$clean files" = "Y" ]; then
fi
echo
echo "=== FIFO System Cleanup Complete ==="
```

fifo read.c

```
#include <linux/module.h>
#include <linux/init.h>
#include <linux/errno.h>
#include <linux/version.h>
#include <linux/kernel.h>
#include <linux/platform device.h>
#include <linux/miscdevice.h>
#include <linux/slab.h>
#include <linux/io.h>
#include <linux/of.h>
#include <linux/of address.h>
#include <linux/fs.h>
#include <linux/uaccess.h>
#include <linux/types.h> /* For fixed-width integer types in kernel space */
#include <linux/moduleparam.h>
#include "fifo read.h"
#define DRIVER NAME "fifo_read"
```

```
static int config mode = 1; /* Default: Big endian, normal word order */
module_param(config_mode, int, 0644);
MODULE PARM DESC(config mode, "Endianness and word order: 1=BE+normal, 2=BE+reverse,
3=LE+normal, 4=LE+reverse");
/* Device registers - FIFO is 8 bytes (64 bits) */
#define FIFO DATA(x) (x)
#define FIFO LEVEL REG(x) ((x)+0x0)
#define FIFO STATUS REG(x) ((x)+0x4)
#define FIFO_IENABLE_REG(x) ((x)+0xC) /* Interrupt enable register */
#define FIFO FULL BIT 0
#define FIFO EMPTY BIT 1
#define FIFO_ALMOSTFULL BIT 2
#define FIFO ALMOSTEMPTY BIT 3
#define FIFO OVERFLOW BIT 4
#define FIFO UNDERFLOW BIT 5
struct fifo read dev {
  void iomem *csr virtbase; /* Control and Status Register base */
static u32 read_fifo_level(void)
```

```
static u32 read fifo status(void)
static int is_fifo_empty(void)
  u32 status = read fifo status();
static int read from fifo(unsigned int *data out)
  if (is fifo empty()) {
      *data out = raw data;
```

```
*data out = ((raw data & 0xFF000000) >> 24) |
      *data_out = raw_data;
static long fifo read ioctl(struct file *f, unsigned int cmd, unsigned long arg)
      ret = read_from_fifo(&fifo_data);
      if (copy_to_user((fifo_read_arg_t *) arg, &fra,
```

```
fra.data = read fifo level();
      if (copy_to_user((fifo_read_arg_t *) arg, &fra,
      if (get_user(config_mode, (int __user *) arg))
          return -EACCES;
          pr_err(DRIVER_NAME ": Invalid config_mode %d. Must be 1-4\n", config_mode);
          return -EINVAL;
static const struct file operations fifo read fops = {
  .owner = THIS MODULE,
  .unlocked ioctl = fifo read ioctl,
};
static struct miscdevice fifo read misc device = {
};
```

```
static int init fifo read probe(struct platform device *pdev)
  node name = pdev->dev.of node->name;
  if (node_name && ((strcmp(node_name, "fifo@0x100000140") == 0) ||
                    (strcmp(node_name, "fifo_1") == 0) ||
      const be32 *reg = of get property(pdev->dev.of node, "reg", NULL);
      if (reg && (be32_to_cpu(reg[1]) == 0x140)) {
          pr info(DRIVER NAME ": Found output FIFO at offset 0x%x\n",
be32 to cpu(reg[1]));
          pr info(DRIVER NAME ": Not the output FIFO\n");
          return -ENODEV;
  ret = misc_register(&fifo read misc device);
      return ret;
```

```
res_data = platform_get_resource_byname(pdev, IORESOURCE_MEM, "out");
  res csr = platform get resource byname(pdev, IORESOURCE MEM, "out csr");
      ret = -ENOENT;
      goto out deregister;
  if (request mem region(res data->start, resource size(res data), DRIVER NAME) ==
NULL) {
      ret = -EBUSY;
      goto out_deregister;
  if (request mem region(res csr->start, resource size(res csr), DRIVER NAME) ==
NULL) {
      goto out_release_data_mem_region;
  dev.virtbase = ioremap(res_data->start, resource_size(res_data));
  if (dev.virtbase == NULL) {
      ret = -ENOMEM;
  dev.csr virtbase = ioremap(res csr->start, resource size(res csr));
  if (dev.csr virtbase == NULL) {
      goto out_unmap_data;
out unmap data:
  iounmap(dev.virtbase);
out release csr mem region:
```

```
out_release_data_mem_region:
out deregister:
  misc deregister(&fifo read misc device);
static int fifo read remove(struct platform device *pdev)
  res_data = platform_get_resource_byname(pdev, IORESOURCE_MEM, "out");
  res csr = platform get resource byname(pdev, IORESOURCE MEM, "out csr");
  iounmap (dev.virtbase);
  iounmap(dev.csr_virtbase);
  if (res data)
  if (res csr)
  misc_deregister(&fifo_read_misc_device);
static const struct of_device_id fifo_read_of_match[] = {
  { .compatible = "ALTR, fifo-21.1" },
MODULE DEVICE TABLE(of, fifo read of match);
#endif
static struct platform_driver fifo_read_driver = {
```

```
.driver = {
       .of match_table = of_match_ptr(fifo_read_of_match),
   .probe = fifo_read_probe,
   .remove = exit p(fifo read remove),
};
static int _ init fifo_read_init(void)
static void exit fifo read exit(void)
  platform_driver_unregister(&fifo_read_driver);
module_init(fifo_read_init);
module_exit(fifo_read_exit);
MODULE LICENSE("GPL");
MODULE AUTHOR ("Student");
MODULE DESCRIPTION("FIFO read driver");
```

fifo read.h

```
#ifndef _FIFO_READ_H
#define _FIFO_READ_H

#include <linux/ioctl.h>
#include <linux/types.h>

typedef struct {
   unsigned int data;
} fifo_read_arg_t;

#define FIFO_READ_MAGIC 'r'
```

```
#define FIFO_READ_READ_DATA _IOR(FIFO_READ_MAGIC, 0, fifo_read_arg_t)
#define FIFO_READ_GET_LEVEL _IOR(FIFO_READ_MAGIC, 1, fifo_read_arg_t *)
#define FIFO_READ_SET_CONFIG _IOW(FIFO_READ_MAGIC, 2, int)
#endif
```

fifo start.sh

```
echo "=== FIFO System Startup ==="
echo
if [ "$(id -u)" -ne 0 ]; then
fi
echo "Cleaning up any previous modules..."
rmmod fifo read 2>/dev/null
rmmod fifo write 2>/dev/null
echo "Building kernel modules and userspace programs..."
make clean
make default
echo "Loading kernel modules..."
insmod fifo write.ko
if [ $? -ne 0 ]; then
fi
insmod fifo read.ko
if [ $? -ne 0 ]; then
```

```
exit 1
fi
echo "Checking loaded modules:"
lsmod | grep fifo
echo
echo "=== FIFO System Ready ==="
echo "Sample commands:"
echo " # Write data to FIFO:"
echo " ./write data input.txt"
echo
echo " # Read data from FIFO:"
echo " ./read data output.txt 5"
echo
echo " # Read continuously until Ctrl+C:"
echo " ./read_data output.txt"
echo
echo " ./fifo cleanup.sh"
```

fifo write.c

```
* Device driver for writing to the input FIFO

* A Platform device implemented using the misc subsystem

*/

#include <linux/module.h>
#include <linux/init.h>
#include <linux/errno.h>
#include <linux/version.h>
#include <linux/kernel.h>
#include <linux/platform_device.h>
#include <linux/miscdevice.h>
#include <linux/slab.h>
#include <linux/io.h>
#include <linux/io.h>
#include <linux/of_address.h>
```

```
#include <linux/fs.h>
#include <linux/uaccess.h>
#include <linux/types.h> /* For fixed-width integer types in kernel space */
#include <linux/moduleparam.h>
#include "fifo write.h"
#define DRIVER NAME "fifo write"
{\sf static} int {\sf config} {\sf mode} = 1; /* {\sf Default:} {\sf Big} {\sf endian}, {\sf normal} {\sf word} {\sf order} */
module param(config mode, int, 0644);
MODULE PARM DESC(config mode, "Endianness and word order: 1=BE+normal, 2=BE+reverse,
3=LE+normal, 4=LE+reverse");
\#define FIFO DATA(x) (x)
#define FIFO LEVEL REG(x) ((x)+0x0)
#define FIFO STATUS REG(x) ((x)+0x4)
#define FIFO EVENT REG(x) ((x)+0x8) /* Event register */
#define FIFO IENABLE REG(x) ((x)+0xC) /* Interrupt enable register */
#define FIFO FULL BIT
#define FIFO EMPTY BIT 1
#define FIFO ALMOSTFULL BIT 2
#define FIFO ALMOSTEMPTY BIT 3
#define FIFO OVERFLOW BIT 4
#define FIFO UNDERFLOW BIT 5
struct fifo write dev {
  void iomem *virtbase; /* Where registers can be accessed in memory */
  void iomem *csr virtbase; /* Control and Status Register base */
```

```
static u32 read fifo level(void)
static u32 read fifo status(void)
static int is_fifo_full(void)
  u32 status = read_fifo_status();
static int write to fifo(unsigned int data)
  if (is_fifo_full()) {
      return -EBUSY; /* Device is busy (FIFO full) */
```

```
((data & 0x0000FF00) << 8) |
                   ((data & 0x000000FF) << 24);
      adjusted data = ((data & 0xFF000000) >> 24) |
                   ((data & 0x00FF0000) >> 8) |
                   ((data & 0x0000FF00) << 8) |
      adjusted data = ((data \& 0x000000FF) << 24)
                  ((data & 0x0000FF00) << 8) |
                   ((data & 0xFF000000) >> 24);
static long fifo write ioctl(struct file *f, unsigned int cmd, unsigned long arg)
  case FIFO WRITE WRITE DATA:
      if (copy_from_user(&fwa, (fifo_write_arg_t *) arg,
```

```
return -EACCES;
      ret = write_to_fifo(fwa.data);
      fwa.data = read_fifo_level();
      if (copy_to_user((fifo_write_arg_t *) arg, &fwa,
          return -EACCES;
      if (get user(config mode, (int user *) arg))
          return -EACCES;
      return -EINVAL;
static const struct file_operations fifo_write_fops = {
  .unlocked ioctl = fifo_write_ioctl,
};
```

```
.name
};
static int init fifo write probe(struct platform device *pdev)
  const char *node_name;
  pr info(DRIVER NAME ": Probing node name=%s\n", node name ? node name : "NULL");
  if (node name && ((strcmp(node name, "fifo@0x100000148") == 0) \mid \mid
                     (strcmp(node name, "fifo 0") == 0) ||
      const __be32 *reg = of_get_property(pdev->dev.of_node, "reg", NULL);
      if (reg && (be32 to cpu(reg[1]) == 0x148)) {
be32 to cpu(reg[1]));
          return -ENODEV;
      return -ENODEV;
```

```
return ret;
  res data = platform get resource byname(pdev, IORESOURCE MEM, "in");
  res csr = platform get resource byname(pdev, IORESOURCE MEM, "in csr");
      ret = -ENOENT;
      goto out_deregister;
NULL) {
      ret = -EBUSY;
      goto out deregister;
NULL) {
      ret = -EBUSY;
      goto out release data mem region;
  dev.virtbase = ioremap(res data->start, resource size(res data));
  if (dev.virtbase == NULL) {
      goto out_release_csr_mem_region;
  dev.csr virtbase = ioremap(res csr->start, resource size(res csr));
      ret = -ENOMEM;
```

```
out unmap data:
  iounmap(dev.virtbase);
out_release_csr_mem_region:
out release data mem region:
  release mem region(res data->start, resource size(res data));
out deregister:
static int fifo write remove(struct platform device *pdev)
  res data = platform get resource byname(pdev, IORESOURCE MEM, "in");
  res csr = platform get resource byname(pdev, IORESOURCE MEM, "in csr");
  iounmap(dev.virtbase);
   iounmap(dev.csr virtbase);
      release_mem_region(res_data->start, resource_size(res_data));
       release mem region(res csr->start, resource size(res csr));
#ifdef CONFIG OF
static const struct of device id fifo write of match[] = {
   { .compatible = "ALTR, fifo-21.1" },
```

```
};
MODULE DEVICE TABLE(of, fifo write of match);
#endif
static struct platform driver fifo write driver = {
   .driver = {
       .of match table = of match ptr(fifo write of match),
   .probe = fifo write probe,
};
static int init fifo write init(void)
  return platform driver register(&fifo write driver);
static void exit fifo write exit(void)
  platform driver unregister(&fifo write driver);
module init(fifo write init);
module exit(fifo write exit);
MODULE LICENSE ("GPL");
MODULE AUTHOR("Student");
MODULE DESCRIPTION("FIFO write driver");
```

fifo_write.h

```
#ifndef _FIFO_WRITE_H
#define _FIFO_WRITE_H
#include <linux/ioctl.h>
```

```
#include typedef struct {
    unsigned int data;
} fifo_write_arg_t;

#define FIFO_WRITE_MAGIC 'f'

#define FIFO_WRITE_MAGIC 'f'

#define FIFO_WRITE_WRITE_DATA _IOW(FIFO_WRITE_MAGIC, 0, fifo_write_arg_t)

#define FIFO_WRITE_GET_LEVEL _IOR(FIFO_WRITE_MAGIC, 1, fifo_write_arg_t *)

#define FIFO_WRITE_SET_CONFIG _IOW(FIFO_WRITE_MAGIC, 2, int)

#endif
```

Makefile

```
ifneq (${KERNELRELEASE},)
obj-m := fifo write.o fifo read.o
else
KERNEL SOURCE := /usr/src/linux-headers-$(shell uname -r)
PWD := $(shell pwd)
default: modules userspace
modules:
  @echo "Building kernel modules..."
  ${MAKE} -C ${KERNEL SOURCE} SUBDIRS=${PWD} modules
userspace: write data read data fifo check
write data: write data.c fifo write.h
```

```
read data: read data.c fifo read.h
fifo check: fifo check.c fifo write.h fifo read.h
clean:
  ${MAKE} -C ${KERNEL SOURCE} SUBDIRS=${PWD} clean
install:
uninstall:
TARFILES = Makefile fifo_write.h fifo_write.c fifo_read.h fifo_read.c write_data.c
read_data.c fifo_check.c fifo_start.sh fifo_cleanup.sh
TARFILE = fifo-drivers.tar.gz
.PHONY: tar
tar: $(TARFILE)
$(TARFILE): $(TARFILES)
```

```
.PHONY: default modules userspace clean install uninstall
endif
```

read data.c

```
#include <stdio.h>
#include "fifo read.h"
#include <sys/ioctl.h>
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>
#include <string.h>
#include <unistd.h>
#include <stdlib.h>
#include <signal.h>
#include <stdbool.h>
#include <errno.h>
int fifo read fd;
FILE *output file = NULL;
bool running = true;
int total reads = 0;
void handle_signal(int sig) {
  printf("\nReceived signal %d. Stopping...\n", sig);
int read_value_from_fifo(unsigned int *value)
```

```
ret = ioctl(fifo read fd, FIFO READ READ DATA, &fra);
  *value = (unsigned int) fra.data;
int main(int argc, char *argv[])
  unsigned int value;
  int config mode = 0; // Default: don't change configuration
  printf("FIFO Read Userspace program started\n");
  if (argc < 2 || argc > 3) {
      printf("Usage: %s <output file> [config mode]\n", argv[0]);
      printf(" <output file>: File to write the read values to\n");
      printf(" [config_mode]: Endianness and word order (1-4):\n");
      printf("
      printf(" 2 = Big endian, reverse word order\n");
                 3 = Little endian, normal word order\n");
      printf("
      printf(" 4 = Little endian, reverse word order\n");
      printf("\nPress Ctrl+C to stop reading\n");
```

```
output_file = fopen(argv[1], "wb");
    perror("Failed to open output file");
if (argc == 3) {
    config mode = atoi(argv[2]);
    if (config mode < 1 || config mode > 4) {
        printf("Error: config_mode must be between 1 and 4\n");
        fclose(output file);
if ((fifo read fd = open(filename, O RDWR)) == -1) {
    fprintf(stderr, "could not open %s\n", filename);
    fclose(output_file);
if (config_mode > 0) {
    if (ioctl(fifo read fd, FIFO READ SET CONFIG, &config mode) < 0) {</pre>
        perror("Error setting configuration mode");
        close(fifo read fd);
        fclose(output file);
    printf("Set config mode to %d\n", config mode);
signal(SIGINT, handle_signal);
printf("Reading continuously from FIFO until Ctrl+C, writing to %s\n", <math>argv[1]);
    ret = read value from fifo(&value);
```

```
usleep(delay us);
            fprintf(stderr, "Error reading from FIFO: %d, continuing...\n", ret);
            usleep(delay us * 10); // Wait a bit longer on error
    fwrite(&value, sizeof(unsigned int), 1, output file);
    fflush(output file);
    usleep(delay us);
fclose(output file);
printf("FIFO Read complete - wrote %d values (%d bytes) to %s\n",
       total reads, total reads * sizeof(unsigned int), argv[1]);
printf("FIFO Read Userspace program terminating\n");
```

write data.c

```
/*
 * Userspace program that communicates with the fifo_write device driver
 * through ioctls to write data to the FIFO
 * Modified to read raw bytes from a file
 */
#include <stdio.h>
#include "fifo_write.h"
#include <sys/ioctl.h>
```

```
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>
#include <string.h>
#include <unistd.h>
#include <stdlib.h>
#include <errno.h>
int fifo write fd;
int write_value_to_fifo(unsigned int value)
  ret = ioctl(fifo_write_fd, FIFO_WRITE_WRITE_DATA, &fwa);
           printf("FIFO is full. Waiting for space...\n");
           perror("ioctl(FIFO_WRITE_WRITE_DATA) failed");
int main(int argc, char *argv[])
  FILE *input file;
  const int delay_us = 1000; // Fixed delay between writes in microseconds
  int config_mode = 0; // Default: don't change configuration
```

```
printf("FIFO Write Userspace program started\n");
if (argc < 2 || argc > 3) {
   printf("Usage: %s <input file> [config mode]\n", argv[0]);
   printf(" <input file>: Path to file containing data to write\n");
   printf(" [config mode]: Endianness and word order (1-4):\n");
   printf("
              1 = Big endian, normal word order\n");
   printf("
              2 = Big endian, reverse word order\n");
   printf("
   printf(" 4 = Little endian, reverse word order\n");
input file = fopen(argv[1], "rb");
if (!input file) {
   perror("Failed to open input file");
if (argc == 3) {
   config mode = atoi(argv[2]);
   if (config_mode < 1 || config_mode > 4) {
       printf("Error: config mode must be between 1 and 4\n");
        fclose(input file);
if ((fifo write fd = open(filename, O RDWR)) == -1) {
    fprintf(stderr, "could not open %s\n", filename);
    fclose(input file);
if (config mode > 0) {
    if (ioctl(fifo write fd, FIFO WRITE SET CONFIG, &config mode) < 0) {
       perror("Error setting configuration mode");
        close(fifo write fd);
        fclose(input_file);
```

```
return -1;
      printf("Set config mode to %d\n", config mode);
  printf("Reading values from %s and writing to FIFO (delay: %d us) n", argv[1],
delay us);
  while (fread(&value, sizeof(unsigned int), 1, input_file) == 1) {
          ret = write value to fifo(value);
              usleep(delay us);
              fprintf(stderr, "Error writing to FIFO\n");
      usleep(delay us);
  fclose(input_file);
  printf("FIFO Write complete - wrote %d values (%d bytes)\n",
  printf("FIFO Write Userspace program terminating\n");
```

Final Executable Code + Drivers

drivers/aes_ctl.c

```
#include <linux/module.h>
#include <linux/init.h>
#include <linux/errno.h>
#include <linux/version.h>
#include <linux/kernel.h>
#include <linux/platform device.h>
#include <linux/miscdevice.h>
#include <linux/slab.h>
#include <linux/io.h>
#include <linux/of.h>
#include <linux/of address.h>
#include <linux/fs.h>
#include <linux/uaccess.h>
#include <linux/types.h>
#include "aes ctl.h"
#define DRIVER NAME "aes ctl"
#define AES CTL PHYS BASE 0xFF200150
#define AES CTL SIZE
struct aes ctl dev {
  void iomem *virtbase; /* Where registers can be accessed in memory */
```

```
static int write to aes ctl(unsigned int data)
static int read from aes ctl(unsigned int *data)
  *data = ioread32(dev.virtbase);
static long aes ctl ioctl(struct file *f, unsigned int cmd, unsigned long arg)
      if (copy from user(&ctrl arg, (aes ctl arg t *) arg,
          return -EACCES;
      return write to aes ctl(ctrl arg.data);
      if (read_from_aes_ctl(&ctrl_arg.data) != 0)
          return -EIO;
      if (copy_to_user((aes_ctl_arg_t *) arg, &ctrl_arg,
```

```
return -EACCES;
      return -EINVAL;
static const struct file_operations aes_ctl_fops = {
  .unlocked_ioctl = aes_ctl_ioctl,
};
static struct miscdevice aes_ctl_misc_device = {
  .fops
};
static int init aes ctl init(void)
  if (!request_mem_region(AES_CTL_PHYS_BASE, AES_CTL_SIZE, DRIVER_NAME)) {
      return -EBUSY;
  dev.virtbase = ioremap(AES_CTL_PHYS_BASE, AES_CTL_SIZE);
  if (!dev.virtbase) {
```

```
goto out_release_mem_region;
out unmap:
  pr err(DRIVER NAME ": Failed at iounmap\n");
  iounmap(dev.virtbase);
out_release_mem_region:
  release mem region (AES CTL PHYS BASE, AES CTL SIZE);
  return ret;
static void exit aes ctl exit(void)
  iounmap(dev.virtbase);
module_init(aes_ctl_init);
module exit(aes ctl exit);
```

```
MODULE_LICENSE("GPL");

MODULE_AUTHOR("Student");

MODULE_DESCRIPTION("AES control driver");
```

drivers/aes_ctl.h

```
#ifindef _AES_CTL_H
#define _AES_CTL_H

#include <linux/ioctl.h>

typedef struct {
    unsigned int data;
} aes_ctl_arg_t;

#define AES_CTL_MAGIC 'a'

#define AES_CTL_WRITE_DATA _IOW(AES_CTL_MAGIC, 0, aes_ctl_arg_t)
#define AES_CTL_READ_DATA _IOR(AES_CTL_MAGIC, 1, aes_ctl_arg_t *)

#endif
```

drivers/fifo_read.c

```
* Device driver for reading from the output FIFO

* A Platform device implemented using the misc subsystem

*/

#include <linux/module.h>
#include <linux/init.h>
#include <linux/version.h>
#include <linux/version.h>
#include <linux/kernel.h>
#include <linux/miscdevice.h>
#include <linux/miscdevice.h>
#include <linux/slab.h>
#include <linux/of.h>
#include <linux/of.h>
#include <linux/fs.h>
#include <linux/fs.h>
#include <linux/fs.h>
#include <linux/fs.h>
#include <linux/dadress.h>
#include <linux/uaccess.h>
#include <linux/types.h>
#include <linux/moduleparam.h>
```

```
#include "fifo_read.h"
#define DRIVER NAME "fifo read"
#define FIFO DATA(x) (x)
\#define FIFO STATUS REG(x) ((x)+0x4) /* Status register (i status) */
#define FIFO EMPTY BIT 1
struct fifo read dev {
  void iomem *csr virtbase; /* Control and Status Register base */
static u32 read fifo status(void)
static int is fifo empty(void)
  u32 status = read_fifo_status();
```

```
static int read from fifo(void)
  unsigned int data;
  if (is_fifo_empty()) {
      pr_info("FIFO is empty, cannot read data\n");
static long fifo_read_ioctl(struct file *f, unsigned int cmd, unsigned long arg)
      ret = read_from_fifo();
      if (copy_to_user((fifo_read_arg_t *) arg, &fra,
```

```
return -EACCES;
      return -EINVAL;
static const struct file operations fifo read fops = {
  .unlocked ioctl = fifo read ioctl,
};
static struct miscdevice fifo_read_misc_device = {
};
static int init fifo read probe(struct platform device *pdev)
  const char *node_name;
  node name = pdev->dev.of node->name;
  pr_info(DRIVER_NAME ": Probing node name=%s\n", node name ? node name : "NULL");
  if (node_name && ((strcmp(node_name, "fifo@0x100000140") == 0) ||
                    (strcmp(node name, "fifo 1") == 0) ||
      const __be32 *reg = of_get_property(pdev->dev.of_node, "reg", NULL);
```

```
if (reg && (be32 to cpu(reg[1]) == 0x140)) {
be32_to_cpu(reg[1]));
          return -ENODEV;
      return -ENODEV;
      return ret;
  res data = platform get resource byname(pdev, IORESOURCE MEM, "out");
  res csr = platform get resource byname(pdev, IORESOURCE MEM, "out csr");
      ret = -ENOENT;
      goto out deregister;
  if (request mem region(res data->start, resource size(res data), DRIVER NAME) ==
NULL) {
      ret = -EBUSY;
      goto out deregister;
```

```
if (request mem region(res_csr->start, resource_size(res_csr), DRIVER NAME) ==
NULL) {
      ret = -EBUSY;
      goto out_release_data mem region;
  dev.virtbase = ioremap(res data->start, resource size(res data));
   if (dev.virtbase == NULL) {
      ret = -ENOMEM;
      goto out_release_csr_mem_region;
  dev.csr virtbase = ioremap(res csr->start, resource size(res csr));
   if (dev.csr virtbase == NULL) {
      ret = -ENOMEM;
out unmap data:
  iounmap(dev.virtbase);
out release csr mem region:
out release data mem region:
  release_mem_region(res_data->start, resource_size(res_data));
out deregister:
static int fifo read remove(struct platform device *pdev)
  res data = platform get resource byname(pdev, IORESOURCE MEM, "out");
  res_csr = platform_get_resource byname(pdev, IORESOURCE MEM, "out csr");
```

```
iounmap(dev.virtbase);
  iounmap(dev.csr virtbase);
  if (res data)
      release mem region(res csr->start, resource size(res csr));
#ifdef CONFIG OF
static const struct of device id fifo read of match[] = {
  { .compatible = "ALTR, fifo-21.1" },
};
MODULE DEVICE TABLE(of, fifo read of match);
#endif
static struct platform driver fifo read driver = {
  .driver = {
  .probe = fifo read probe,
  .remove = __exit_p(fifo_read_remove),
};
static int __init fifo_read_init(void)
  return platform driver register (&fifo read driver);
```

```
/* Called when the module is unloaded: release resources */
static void __exit fifo_read_exit(void)
{
    platform_driver_unregister(&fifo_read_driver);
    pr_info(DRIVER_NAME ": exit\n");
}

module_init(fifo_read_init);
module_exit(fifo_read_exit);

MODULE_LICENSE("GPL");
MODULE_AUTHOR("Student");
MODULE_DESCRIPTION("FIFO read driver");
```

drivers/fifo_read.h

```
#ifndef _FIFO_READ_H
#define _FIFO_READ_H

#include <linux/ioctl.h>
#include <linux/types.h>

typedef struct {
   unsigned int data;
} fifo_read_arg_t;

#define FIFO_READ_MAGIC 'r'

#define FIFO_READ_READ_DATA _IOR(FIFO_READ_MAGIC, 0, fifo_read_arg_t)

#endif
```

drivers/fifo_write.c

```
/*
  * Device driver for writing to the input FIFO
  *
  * A Platform device implemented using the misc subsystem
  */
#include <linux/module.h>
#include <linux/init.h>
#include <linux/errno.h>
#include <linux/version.h>
```

```
#include <linux/kernel.h>
#include <linux/platform device.h>
#include <linux/miscdevice.h>
#include <linux/slab.h>
#include <linux/io.h>
#include <linux/of.h>
#include <linux/of address.h>
#include <linux/fs.h>
#include <linux/uaccess.h>
#include <linux/types.h>
#include <linux/moduleparam.h>
#include "fifo write.h"
#define DRIVER_NAME "fifo_write"
#define FIFO_DATA(x) (x)
#define FIFO STATUS REG(x) ((x)+0x4) /* Status register (i status) */
#define FIFO FULL BIT 0
struct fifo_write_dev {
  void iomem *virtbase; /* Where registers can be accessed in memory */
static u32 read_fifo_status(void)
```

```
static int is fifo full(void)
  u32 status = read fifo status();
static int write_to_fifo(unsigned int data)
  if (is fifo full()) {
                        ((data & 0x0000FF00) << 8) |
                        ((data & 0x000000FF) << 24);
static long fifo write ioctl(struct file *f, unsigned int cmd, unsigned long arg)
  switch (cmd) {
```

```
if (copy_from_user(&fwa, (fifo_write_arg_t *) arg,
           return -EACCES;
      ret = write_to_fifo(fwa.data);
      return -EINVAL;
static const struct file operations fifo write fops = {
  .unlocked_ioctl = fifo_write_ioctl,
};
static struct miscdevice fifo_write_misc_device = {
};
static int __init fifo_write_probe(struct platform_device *pdev)
  const char *node_name;
  node_name = pdev->dev.of_node->name;
  pr_info(DRIVER_NAME ": Probing node name=%s\n", node_name ? node_name : "NULL");
```

```
if (node name && ((strcmp(node name, "fifo@0x100000148") == 0) \mid \mid
                     (strcmp(node name, "fifo 0") == 0) ||
      const __be32 *reg = of_get_property(pdev->dev.of_node, "reg", NULL);
      if (reg && (be32 to cpu(reg[1]) == 0x148)) {
be32_to_cpu(reg[1]));
          pr info(DRIVER NAME ": Not the input FIFO\n");
          return -ENODEV;
      return -ENODEV;
  res data = platform get resource byname(pdev, IORESOURCE MEM, "in");
  res csr = platform get resource byname(pdev, IORESOURCE MEM, "in csr");
      ret = -ENOENT;
      goto out_deregister;
```

```
ret = -EBUSY;
       goto out_deregister;
NULL) {
      ret = -EBUSY;
      goto out release data mem region;
  dev.virtbase = ioremap(res data->start, resource size(res data));
      goto out_release_csr_mem_region;
  dev.csr_virtbase = ioremap(res_csr->start, resource_size(res_csr));
out unmap data:
  iounmap(dev.virtbase);
out_release_csr_mem_region:
  release_mem_region(res_csr->start, resource_size(res_csr));
out release data mem region:
  release mem region(res data->start, resource size(res data));
out deregister:
static int fifo write remove(struct platform device *pdev)
```

```
res_data = platform_get_resource byname(pdev, IORESOURCE MEM, "in");
  res csr = platform get resource byname(pdev, IORESOURCE MEM, "in csr");
  iounmap(dev.virtbase);
  iounmap(dev.csr virtbase);
  if (res_data)
      release mem region(res data->start, resource size(res data));
  misc deregister(&fifo write misc device);
#ifdef CONFIG OF
static const struct of device id fifo write of match[] = {
  { .compatible = "ALTR, fifo-21.1" },
MODULE DEVICE TABLE(of, fifo write of match);
#endif
static struct platform driver fifo write driver = {
  .driver = {
  .probe = fifo write probe,
};
static int init fifo write init(void)
```

```
pr_info(DRIVER_NAME ": init\n");
    return platform_driver_register(&fifo_write_driver);
}

/* Called when the module is unloaded: release resources */
static void __exit fifo_write_exit(void)
{
    platform_driver_unregister(&fifo_write_driver);
    pr_info(DRIVER_NAME ": exit\n");
}

module_init(fifo_write_init);
module_exit(fifo_write_exit);

MODULE_LICENSE("GPL");
MODULE_AUTHOR("Student");
MODULE_DESCRIPTION("FIFO write driver");
```

drivers/fifo_write.h

```
#ifndef _FIFO_WRITE_H
#define _FIFO_WRITE_H

#include <linux/ioctl.h>
#include <linux/types.h>

typedef struct {
   unsigned int data;
} fifo_write_arg_t;

#define FIFO_WRITE_MAGIC 'f'

#define FIFO_WRITE_WRITE_DATA _IOW(FIFO_WRITE_MAGIC, 0, fifo_write_arg_t)

#endif
```

drivers/Makefile

```
# Makefile for AES kernel modules
ifneq (${KERNELRELEASE},)

# KERNELRELEASE defined: we are being compiled as part of the Kernel
obj-m := aes_ctl.o fifo_read.o fifo_write.o round_keys.o
```

```
else
KERNEL SOURCE := /usr/src/linux-headers-$(shell uname -r)
PWD := $(shell pwd)
default: modules install
modules:
  @echo "Building kernel modules..."
  ${MAKE} -C ${KERNEL SOURCE} SUBDIRS=${PWD} modules
  ${MAKE} -C ${KERNEL SOURCE} SUBDIRS=${PWD} clean
install:
uninstall:
restart: uninstall install
PHONY: default modules clean install uninstall restart
```

drivers/round_keys.c

```
#include <linux/module.h>
#include <linux/init.h>
#include <linux/errno.h>
#include <linux/version.h>
#include <linux/kernel.h>
#include <linux/platform device.h>
#include <linux/miscdevice.h>
#include <linux/slab.h>
#include <linux/io.h>
#include <linux/fs.h>
#include <linux/uaccess.h>
#include <linux/types.h>
#include "round keys.h"
#define DRIVER NAME "round keys"
#define ROUND KEYS PHYS BASE 0xFF200000
struct round keys dev {
  void iomem *virtbase; /* Where registers can be accessed in memory */
static int write_round_keys(const unsigned char *data)
```

```
int words = ROUND KEYS SIZE / 4; /* Number of 32-bit words */
  u32 word;
      int target idx = (i / 4) * 4 + (3 - (i % 4));
      word = (data[i*4] << 24)
             (data[i*4+3] << 0);
      iowrite32(word, dev.virtbase + (target_idx * 4));
static int read_round_keys(unsigned char *data)
  int words = ROUND KEYS SIZE / 4; /* Number of 32-bit words */
  u32 word;
      int source idx = (i / 4) * 4 + (3 - (i % 4));
```

```
word = ioread32(dev.virtbase + (source_idx * 4));
      data[i*4] = (word >> 24) & 0xFF;
      data[i*4+3] = word & 0xFF;
static long round_keys_ioctl(struct file *f, unsigned int cmd, unsigned long arg)
      if (copy_from_user(&rk_data, (round_keys_data_t *) arg,
          return -EACCES;
      return write_round_keys(rk_data.data);
      read round keys(rk data.data);
      if (copy_to_user((round_keys_data_t *) arg, &rk_data,
          return -EACCES;
      return -EINVAL;
```

```
static const struct file operations round keys fops = {
  .unlocked ioctl = round keys_ioctl,
};
static struct miscdevice round keys misc device = {
           = MISC DYNAMIC MINOR,
             = DRIVER NAME,
  .fops
};
static int init round keys init(void)
      return -EBUSY;
  dev.virtbase = ioremap(ROUND KEYS PHYS BASE, ROUND KEYS SIZE);
  if (!dev.virtbase) {
      goto out_release_mem_region;
```

```
out unmap:
  pr err(DRIVER NAME ": Failed at iounmap\n");
  iounmap(dev.virtbase);
out_release_mem_region:
  pr err(DRIVER NAME ": Failed at release mem region\n");
  release mem region(ROUND KEYS PHYS BASE, ROUND KEYS SIZE);
  iounmap(dev.virtbase);
  misc deregister(&round keys misc device);
module init(round keys init);
module exit(round keys exit);
MODULE LICENSE ("GPL");
MODULE AUTHOR("Student");
MODULE DESCRIPTION("AES round keys RAM driver");
```

drivers/round_keys.h

```
#ifndef _ROUND_KEYS_H
#define _ROUND_KEYS_H
#include <linux/ioctl.h>
```

```
#define ROUND_KEYS_SIZE 176 // 11 round keys * 16 bytes each

typedef struct {
   unsigned char data[ROUND_KEYS_SIZE];
} round_keys_data_t;

/* IOCTL commands */
#define ROUND_KEYS_MAGIC 'r'
#define ROUND_KEYS_MAGIC 'r'
#define ROUND_KEYS_WRITE_DATA _IOW(ROUND_KEYS_MAGIC, 0, round_keys_data_t)
#define ROUND_KEYS_READ_DATA _IOR(ROUND_KEYS_MAGIC, 1, round_keys_data_t)
#endif
```

aes_wav.c

```
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <unistd.h>
#include <fcntl.h>
#include <sys/ioctl.h>
#include <sys/stat.h>
#include <stdint.h>
#include <errno.h>
#include <stdbool.h>
#include <getopt.h>
#include "drivers/fifo write.h"
#include "drivers/fifo read.h"
#include "drivers/aes ctl.h"
#include "drivers/round_keys.h"
#define AES_BLOCK_SIZE 16
```

```
#define DEFAULT_FIFO_DELAY 1000
#define BUFFER SIZE 4096
#define AES ENCRYPT MODE 1
#define AES DECRYPT MODE 3
typedef struct {
  char riff header[4];  // Contains "RIFF"
  char wave header[4];
  char fmt header[4];
  char data header[4];
int fifo write fd = -1;
int fifo_read_fd = -1;
int aes ctl fd = -1;
int round keys fd = -1;
typedef struct {
```

```
static void print usage(const char *program name);
static int parse arguments(int argc, char *argv[], program options *options);
static int initialize devices(void);
static void cleanup_devices(void);
static int load round keys(const char *key hex);
static int set aes mode(int mode);
static int process_wav_file(program options *options);
static int read_wav_header(FILE *fp, WAVHeader *header);
static int write to fifo(uint32 t value);
static int read from fifo(uint32 t *value);
static int hex to bytes(const char* hex str, uint8 t* bytes, size t bytes len);
static void print hex(const char* prefix, const uint8 t* data, size t length);
static uint8_t* apply_padding(uint8_t* data, uint32_t data_size, uint32_t*
padded size);
static uint8 t* remove padding(uint8 t* data, uint32 t data size, uint32 t*
unpadded size);
static int process data block(uint8 t* input data, uint32 t input size, uint8 t**
output_data, uint32_t* output_size, bool encrypt, int fifo_delay);
int main(int argc, char *argv[]) {
  program options options = {
  printf("AES WAV File Processor\n");
  ret = parse arguments(argc, argv, &options);
```

```
ret = initialize devices();
      return ret;
  ret = load_round_keys(options.key_hex);
      cleanup_devices();
  if (options.encrypt) {
      ret = set aes mode(AES ENCRYPT MODE);
  } else if (options.decrypt) {
      ret = set_aes_mode(AES_DECRYPT_MODE);
      cleanup_devices();
  ret = process_wav_file(&options);
      cleanup_devices();
  cleanup devices();
  printf("\nProcessing complete! Output written to %s\n", options.output_file);
static void print_usage(const char *program_name) {
```

```
printf("Usage: %s [options]\n\n", program_name);
  printf("Options:\n");
  printf(" -e, --encrypt
  printf(" -d, --decrypt
  printf(" -i, --input FILE
  printf(" -o, --output FILE
  printf(" -k, --key HEX
                                 AES key as 32 hex characters (16 bytes) \n");
  printf(" -t, --delay TIME
  printf(" -h, --help
  printf("Example (encrypt):\n");
  printf(" %s --encrypt --input input.wav --output encrypted.wav --key
2B7E151628AED2A6ABF7158809CF4F3C\n\n", program name);
  printf("Example (decrypt):\n");
  printf(" %s --decrypt --input encrypted.wav --output decrypted.wav --key
static int parse_arguments(int argc, char *argv[], program_options *options) {
  static struct option long options[] = {
      {"input", required_argument, 0, 'i'},
      {"output", required argument, 0, 'o'},
               required argument, 0, 'k'},
  int opt;
  int option index = 0;
  while ((opt = getopt long(argc, argv, "edi:o:k:t:h", long options, &option index))
      switch (opt) {
             options->encrypt = true;
             options->decrypt = true;
```

```
break;
            options->input file = optarg;
            options->output_file = optarg;
            options->key_hex = optarg;
            options->fifo delay = atoi(optarg);
            if (options->fifo delay < 0) {</pre>
                options->fifo_delay = DEFAULT_FIFO_DELAY;
           print usage(argv[0]);
           print_usage(argv[0]);
if (options->encrypt && options->decrypt) {
   printf("Error: Cannot specify both encrypt and decrypt modes\n");
   print_usage(argv[0]);
   printf("Error: Must specify either encrypt or decrypt mode\n");
   print usage(argv[0]);
if (options->input file == NULL) {
   printf("Error: Input file must be specified\n");
   print_usage(argv[0]);
```

```
if (options->output file == NULL) {
      printf("Error: Output file must be specified\n");
      print usage(argv[0]);
  if (options->key hex == NULL) {
      printf("Error: AES key must be specified\n");
      print_usage(argv[0]);
  if (strlen(options->key hex) != 32) {
      printf("Error: AES key must be 32 hex characters (16 bytes)\n");
      print usage(argv[0]);
static int initialize devices(void) {
  fifo write fd = open("/dev/fifo write", O RDWR);
      perror("Error opening /dev/fifo write");
  fifo read fd = open("/dev/fifo read", O RDWR);
      perror("Error opening /dev/fifo_read");
      close(fifo write fd);
```

```
aes_ctl_fd = open("/dev/aes_ctl", O_RDWR);
      perror("Error opening /dev/aes ctl");
      close(fifo_write_fd);
      close(fifo read fd);
  round_keys_fd = open("/dev/round_keys", O RDWR);
      perror("Error opening /dev/round keys");
      close(fifo write fd);
      close(fifo_read_fd);
      close(aes_ctl_fd);
  printf("All devices opened successfully\n");
static void cleanup_devices(void) {
      close(fifo write fd);
      close(fifo_read_fd);
      close(aes ctl fd);
      close(round keys fd);
static int set_aes_mode(int mode) {
  aes ctl arg t ctrl arg;
```

```
printf("Setting AES mode to %s\n", mode == AES_ENCRYPT_MODE ? "ENCRYPT" :
  ctrl arg.data = mode;
  if (ioctl(aes ctl fd, AES CTL WRITE DATA, &ctrl arg) != 0) {
      perror("ioctl(AES CTL WRITE DATA) failed");
  printf("AES mode set successfully\n");
static int load round keys(const char *key hex) {
  uint8 t initial key[16];
  if (!hex to bytes(key hex, initial key, 16)) {
      printf("Error: Invalid key format\n");
  printf("Using AES key: ");
  print hex("", initial key, 16);
  printf("\n");
  snprintf(load keys cmd, sizeof(load keys cmd), "./load round keys %s", key hex);
  printf("Loading round keys with little endian, reverse word order...\n");
  int result = system(load keys cmd);
      printf("Error: Failed to load round keys (exit code: %d)\n", result);
  printf("Round keys loaded successfully\n");
```

```
static int read wav header(FILE *fp, WAVHeader *header) {
  if (fread(header->riff header, 1, 4, fp) != 4 ||
      fread(&header->wav size, 4, 1, fp) != 1 ||
      fread(header->wave header, 1, 4, fp) != 4) {
      printf("Error: Could not read RIFF header\n");
  if (memcmp(header->riff header, "RIFF", 4) != 0) {
      printf("Error: Not a valid WAV file (missing RIFF signature) \n");
  if (memcmp(header->wave header, "WAVE", 4) != 0) {
      printf("Error: Not a valid WAV file (missing WAVE format)\n");
  if (fread(header->fmt header, 1, 4, fp) != 4 ||
      fread(&header->fmt chunk size, 4, 1, fp) != 1) {
      printf("Error: Could not read fmt chunk header\n");
  if (memcmp(header->fmt_header, "fmt ", 4) != 0) {
      printf("Error: Missing fmt chunk\n");
  if (fread(&header->audio format, 2, 1, fp) != 1 ||
      fread(&header->num channels, 2, 1, fp) != 1 ||
      fread(&header->sample_rate, 4, 1, fp) != 1 ||
```

```
fread(&header->byte_rate, 4, 1, fp) != 1 ||
    fread(&header->block align, 2, 1, fp) != 1 ||
    fread(&header->bits per sample, 2, 1, fp) != 1) {
    printf("Error: Could not read format data\n");
    if (fseek(fp, header->fmt_chunk_size - 16, SEEK_CUR) != 0) {
        printf("Error: Could not skip extra format bytes\n");
char chunk id[4];
    if (fread(chunk id, 1, 4, fp) != 4 ||
        fread(&chunk size, 4, 1, fp) != 1) {
        printf("Error: Unexpected end of file before data chunk\n");
    if (memcmp(chunk_id, "data", 4) == 0) {
        memcpy(header->data header, chunk id, 4);
        if (fseek(fp, chunk_size, SEEK_CUR) != 0) {
            printf("Error: Could not skip non-data chunk\n");
printf("WAV header loaded successfully\n");
printf(" Format: %d\n", header->audio_format);
```

```
printf(" Channels: %d\n", header->num_channels);
  printf(" Sample Rate: %d Hz\n", header->sample rate);
  printf(" Bits per Sample: %d\n", header->bits per sample);
  printf(" Data Size: %u bytes\n", header->data size);
static int write_to_fifo(uint32_t value) {
  fwa.data = value;
  int ret = ioctl(fifo write fd, FIFO WRITE WRITE DATA, &fwa);
          perror("ioctl(FIFO WRITE WRITE DATA) failed");
static int read from fifo(uint32 t *value) {
  int ret = ioctl(fifo read fd, FIFO READ READ DATA, &fra);
          perror("ioctl(FIFO_READ_READ_DATA) failed");
```

```
static int hex to bytes(const char* hex str, uint8 t* bytes, size t bytes len) {
   size t hex len = strlen(hex str);
   if (hex_len != bytes_len * 2) {
   for (size t i = 0; i < bytes len; i++) {</pre>
      char* end ptr;
      bytes[i] = (uint8_t)strtol(byte_str, &end_ptr, 16);
      if (*end ptr != '\0') {
static void print hex(const char* prefix, const uint8 t* data, size t length) {
  printf("%s", prefix);
  for (size t i = 0; i < length; i++) {
      printf("%02X", data[i]);
static uint8_t* apply_padding(uint8_t* data, uint32_t                    data_size, uint32_t*
padded size) {
  uint32_t padding_length = AES_BLOCK_SIZE - (data_size % AES_BLOCK_SIZE);
```

```
if (padding_length == 0) {
      padding length = AES BLOCK SIZE; // If data is already a multiple, add a full
  *padded size = data size + padding length;
  printf("Original data size: %u bytes\n", data size);
  printf("Adding %u bytes of PKCS#7 padding\n", padding length);
  printf("Padded data size: %u bytes\n", *padded size);
  uint32_t remainder = *padded_size % (AES BLOCK SIZE * 10); // Hardware processes 10
  if (remainder != 0) {
      uint32 t extra padding = (AES BLOCK SIZE * 10) - remainder;
      printf("Adding %u additional bytes to align with hardware block size\n",
extra padding);
      *padded_size += extra_padding;
  uint8 t* padded data = (uint8 t*)malloc(*padded size);
      printf("Error: Memory allocation failed for padding\n");
      return NULL;
  memcpy(padded data, data, data size);
  for (uint32 t i = 0; i < padding length; i++) {</pre>
      padded_data[data_size + i] = (uint8_t)padding_length;
  if (*padded size > data size + padding length) {
      memset(padded_data + data_size + padding_length, 0, *padded_size - (data_size +
padding length));
```

```
if (*padded size % AES BLOCK SIZE != 0) {
      printf("Error: Padded size %u is not a multiple of AES block size %u\n",
*padded size, AES BLOCK SIZE);
      free (padded data);
      return NULL;
  return padded data;
static uint8 t* remove padding(uint8 t* data, uint32 t data size, uint32 t*
unpadded_size) {
      printf("Error: Invalid padded data size (%u), not a multiple of AES block size
      return NULL;
  uint8 t padding length = data[data size - 1];
  printf("Detected padding length: %u\n", padding length);
  if (padding_length == 0 || padding_length > AES_BLOCK_SIZE) {
      printf("Warning: Invalid padding detected (value %u), keeping all data\n",
padding length);
      uint8_t* unpadded_data = (uint8_t*)malloc(*unpadded_size);
      if (!unpadded data) {
          printf("Error: Memory allocation failed\n");
      memcpy(unpadded data, data, *unpadded size);
```

```
bool valid_padding = true;
for (uint32 t i = data size - padding length; i < data size; i++) {</pre>
        valid padding = false;
        printf("Invalid padding byte at position %u: expected %u, got %u\n",
if (!valid padding) {
    printf("Warning: Padding verification failed, keeping all data\n");
    *unpadded size = data size;
   uint8_t* unpadded_data = (uint8_t*)malloc(*unpadded_size);
    if (!unpadded data) {
        printf("Error: Memory allocation failed\n");
        return NULL;
   memcpy(unpadded_data, data, *unpadded_size);
   return unpadded data;
*unpadded_size = data_size - padding_length;
printf("After removing %u bytes of padding, data size is %u bytes\n",
       padding length, *unpadded size);
uint8_t* unpadded_data = (uint8_t*)malloc(*unpadded_size);
if (!unpadded data) {
    printf("Error: Memory allocation failed\n");
memcpy(unpadded data, data, *unpadded size);
return unpadded data;
```

```
static int process data block(uint8 t* input data, uint32 t input size, uint8 t*'
output data, uint32 t* output size, bool encrypt, int fifo delay) {
  #define HARDWARE BLOCKS COUNT 10
  #define HARDWARE BLOCK SIZE WORDS (HARDWARE BLOCKS COUNT * AES BLOCK SIZE BYTES /
4)
  if (input size % AES BLOCK SIZE BYTES != 0) {
      printf("Error: Input data size (%d) is not a multiple of AES block size
             input size, AES BLOCK SIZE BYTES);
  printf("Processing %u bytes of data through AES hardware\n", input size);
  printf("Using hardware block size: %u bytes (%u words)\n",
         HARDWARE BLOCK SIZE BYTES, HARDWARE BLOCK SIZE WORDS);
  *output_size = input_size;
  *output data = (uint8 t*)malloc(*output size);
  if (!*output data) {
      printf("Error: Memory allocation failed\n");
  uint32 t output word buffer[HARDWARE BLOCK SIZE WORDS];
  for (uint32 t offset = 0; offset < input size; offset += HARDWARE BLOCK SIZE BYTES)
                            HARDWARE BLOCK SIZE BYTES : input size - offset;
```

```
printf("Processing first block, size: %u bytes\n", block_size);
if (i < word count) {</pre>
        uint32 t bytes to copy = block size % 4;
        memcpy(&value, &input data[offset + (i * 4)], bytes to copy);
        memcpy(&word buffer[i], &input data[offset + (i * 4)], 4);
int retries = 0;
while (1) {
    int ret = write to fifo(word buffer[i]);
        usleep(fifo delay);
        retries++;
            printf("Warning: FIFO write retry limit exceeded\n");
            retries = 0;
        printf("Error writing to FIFO\n");
        free(*output data);
```

```
int retries = 0;
          while (1) {
               int ret = read_from_fifo(&output_word_buffer[i]);
                  usleep(fifo delay);
                  retries++;
                      printf("Warning: FIFO read retry limit exceeded\n");
                       retries = 0;
                   printf("Error reading from FIFO\n");
                   free(*output_data);
                  *output data = NULL;
              uint32 t bytes to copy = block size % 4;
              memcpy(*output_data + offset + (i * 4), &output_word_buffer[i],
bytes_to_copy);
              memcpy(*output_data + offset + (i * 4), &output_word_buffer[i], 4);
```

```
uint32_t bytes_to_copy = *output_size - (offset + (i * 4));
             memcpy(*output data + offset + (i * 4), &output word buffer[i],
bytes_to_copy);
      uint32 t processed = offset + block size;
      if (processed % (1024 * 1024) < HARDWARE BLOCK SIZE BYTES) {
         printf("\rProcessed: %.2f MB", processed / (1024.0 * 1024.0));
         fflush(stdout);
  printf("\rProcessed: %.2f MB\n", input size / (1024.0 * 1024.0));
static int process_wav_file(program_options *options) {
  FILE *infile = NULL, *outfile = NULL;
  WAVHeader header;
  uint32 t audio data size, processed data size, final data size;
  printf("\n========\n");
  printf("Starting WAV file processing\n");
  printf("Mode: %s\n", options->encrypt ? "ENCRYPT" : "DECRYPT");
  printf("Input: %s\n", options->input file);
  printf("Output: %s\n", options->output_file);
  printf("=======\n\n");
  infile = fopen(options->input_file, "rb");
  if (!infile) {
      perror("Error opening input file");
```

```
if (read wav header(infile, &header) != 0) {
    fclose(infile);
audio data = (uint8 t*)malloc(audio data size);
   printf("Error: Memory allocation failed for audio data\n");
size t bytes read = fread(audio data, 1, audio data size, infile);
if (bytes read != audio data size) {
    printf("Error: Failed to read audio data. Expected %u bytes, got %zu bytes\n",
           audio_data_size, bytes_read);
    free(audio data);
    fclose(infile);
printf("Successfully read %u bytes of audio data\n", audio data size);
fclose(infile);
infile = NULL;
if (options->encrypt) {
   uint32 t padded size;
    printf("\n--- Encryption Process ---\n");
    printf("Applying PKCS#7 padding for encryption...\n");
   padded data = apply padding(audio data, audio data size, &padded size);
        free (audio data);
```

```
printf("Encrypting audio data (%d bytes with padding)...\n", padded size);
      if (process data block (padded data, padded size, &processed data,
&processed data size, true, options->fifo delay) != 0) {
          free (audio data);
          free (padded data);
      final data = processed data;
      free (padded data);
      printf("Encryption completed successfully\n");
      printf("\n--- Decryption Process ---\n");
      printf("Decrypting audio data (%d bytes)...\n", audio data size);
          printf("Error: Input data size for decryption (%u bytes) is not a multiple
          printf("This suggests the file was not properly encrypted or is
          free (audio_data);
      if (process_data_block(audio_data, audio_data_size, &processed_data,
&processed_data_size, false, options->fifo_delay) != 0) {
          free (audio data);
      printf("Removing PKCS#7 padding...\n");
      final data = remove padding (processed data, processed data size,
```

```
free(audio data);
        free (processed data);
    printf("Decryption completed successfully\n");
printf("\n--- Updating WAV Header ---\n");
WAVHeader original header = header; // Save original for comparison
printf("Original WAV header values:\n");
printf(" format: %u (1=PCM)\n", original header.audio format);
printf(" channels: %u\n", original header.num channels);
printf(" sample_rate: %u Hz\n", original_header.sample_rate);
printf(" bits_per_sample: %u\n", original_header.bits_per_sample);
printf(" data size: %u bytes\n", original header.data size);
printf("\nUpdated WAV header values for output file:\n");
printf(" format: %u (unchanged) \n", header.audio format);
printf(" channels: %u (unchanged) \n", header.num_channels);
printf(" sample rate: %u Hz (unchanged) \n", header.sample rate);
printf(" bits per sample: %u (unchanged)\n", header.bits per sample);
printf(" data_size: %u bytes (%s%d bytes) \n",
```

```
printf("\n--- Writing Output File ---\n");
outfile = fopen(options->output file, "wb");
if (!outfile) {
   perror("Error opening output file");
    free(audio data);
    free (processed data);
    if (final_data != processed data) {
        free(final data);
printf("Writing WAV header to output file...\n");
if (fwrite(header.riff header, 1, 4, outfile) != 4 ||
    fwrite(&header.wav size, 4, 1, outfile) != 1 ||
    fwrite(header.wave header, 1, 4, outfile) != 4 ||
    fwrite(header.fmt header, 1, 4, outfile) != 4 ||
    fwrite(&header.fmt_chunk_size, 4, 1, outfile) != 1 ||
    fwrite(&header.audio format, 2, 1, outfile) != 1 ||
    fwrite(&header.num channels, 2, 1, outfile) != 1 ||
    fwrite(&header.sample rate, 4, 1, outfile) != 1 ||
    fwrite(&header.byte rate, 4, 1, outfile) != 1 ||
    fwrite (&header.block_align, 2, 1, outfile) != 1 ||
    fwrite(&header.bits per sample, 2, 1, outfile) != 1 ||
    fwrite(header.data_header, 1, 4, outfile) != 4 ||
    fwrite(&header.data size, 4, 1, outfile) != 1) {
   printf("Error: Failed to write WAV header\n");
printf("Writing %u bytes of audio data...\n", final data size);
if (fwrite(final_data, 1, final_data_size, outfile) != final_data_size) {
   printf("Error: Failed to write processed audio data\n");
fflush (outfile);
fclose(outfile);
outfile = NULL;
```

```
printf("Verifying output file...\n");
  outfile = fopen(options->output file, "rb");
  if (!outfile) {
     printf("Error: Could not open output file for verification\n");
  if (read wav header(outfile, &check header) != 0) {
     printf("Error: Output file header validation failed\n");
     printf("Warning: Output file data size mismatch. Expected %u, got %u\n",
     printf("Output file validated successfully\n");
  printf("\nSuccessfully wrote %d bytes of %s audio data\n",
        final data size, options->encrypt ? "encrypted" : "decrypted");
cleanup:
  if (infile) fclose(infile);
  if (outfile) fclose(outfile);
  if (audio_data) free (audio data);
  if (processed data) free(processed data);
  if (final data && final data != processed data) free(final data);
     printf("\n=========\n");
     printf("WAV processing completed successfully\n");
     printf("Output file: %s\n", options->output file);
     printf("=============\n");
     printf("\n========\n");
      printf("WAV processing failed!\n");
```

```
printf("======\n");
}
return ret;
}
```

load_round_keys.c

```
#include <stdlib.h>
#include <unistd.h>
#include <fcntl.h>
#include <sys/ioctl.h>
#include <stdint.h>
#include <errno.h>
#include "drivers/round keys.h"
void print usage(const char* progname) {
  printf("Usage: %s <key_hex>\n", progname);
  printf(" <key hex>: 32 hex characters representing the 16-byte initial key\n");
  printf("Example: %s 2B7E151628AED2A6ABF7158809CF4F3C\n", progname);
static const uint8 t SBOX[256] = {
  0x63, 0x7c, 0x77, 0x7b, 0xf2, 0x6b, 0x6f, 0xc5, 0x30, 0x01, 0x67, 0x2b, 0xfe, 0xd7,
0xab, 0x76,
0x72, 0xc0,
  0xb7, 0xfd, 0x93, 0x26, 0x36, 0x3f, 0xf7, 0xcc, 0x34, 0xa5, 0xe5, 0xf1, 0x71, 0xd8,
0x31, 0x15,
  0x04, 0xc7, 0x23, 0xc3, 0x18, 0x96, 0x05, 0x9a, 0x07, 0x12, 0x80, 0xe2, 0xeb, 0x27,
0xb2, 0x75,
0x2f, 0x84,
0x58, 0xcf,
0x9f, 0xa8,
```

```
0x51, 0xa3, 0x40, 0x8f, 0x92, 0x9d, 0x38, 0xf5, 0xbc, 0xb6, 0xda, 0x21, 0x10, 0xff,
0xf3, 0xd2,
  0xcd, 0x0c, 0x13, 0xec, 0x5f, 0x97, 0x44, 0x17, 0xc4, 0xa7, 0x7e, 0x3d, 0x64, 0x5d,
0x19, 0x73,
0x0b, 0xdb,
  0xe0, 0x32, 0x3a, 0x0a, 0x49, 0x06, 0x24, 0x5c, 0xc2, 0xd3, 0xac, 0x62, 0x91, 0x95,
0xe4, 0x79,
  0xe7, 0xc8, 0x37, 0x6d, 0x8d, 0xd5, 0x4e, 0xa9, 0x6c, 0x56, 0xf4, 0xea, 0x65, 0x7a,
0xae, 0x08,
  0xba, 0x78, 0x25, 0x2e, 0x1c, 0xa6, 0xb4, 0xc6, 0xe8, 0xdd, 0x74, 0x1f, 0x4b, 0xbd,
0x8b, 0x8a,
  0x70, 0x3e, 0xb5, 0x66, 0x48, 0x03, 0xf6, 0x0e, 0x61, 0x35, 0x57, 0xb9, 0x86, 0xc1,
0x1d, 0x9e,
  0xe1, 0xf8, 0x98, 0x11, 0x69, 0xd9, 0x8e, 0x94, 0x9b, 0x1e, 0x87, 0xe9, 0xce, 0x55,
0x28, 0xdf,
  0x8c, 0xa1, 0x89, 0x0d, 0xbf, 0xe6, 0x42, 0x68, 0x41, 0x99, 0x2d, 0x0f, 0xb0, 0x54,
0xbb, 0x16
};
static const uint8 t RCON[10] = {0x01, 0x02, 0x04, 0x08, 0x10, 0x20, 0x40, 0x80, 0x1b,
0x36};
static void sub word(uint8 t* word) {
static void rot word(uint8 t* word) {
  word[1] = word[2];
   word[2] = word[3];
static void key schedule core(uint8 t* word, int iteration) {
   rot_word(word);
   sub_word(word);
```

```
word[0] ^= RCON[iteration];
void expand key(uint8 t* key, uint8 t round keys[11][16]) {
  memcpy(round keys[0], key, 16);
  uint32 t w[44]; // 11 rounds * 4 words per round
       w[i] = (key[4*i] << 24) \mid (key[4*i+1] << 16) \mid (key[4*i+2] << 8) \mid key[4*i+3];
      uint8_t temp[4];
      temp[0] = (w[i-1] >> 24) \& 0xFF;
       temp[1] = (w[i-1] >> 16) & 0xFF;
      temp[2] = (w[i-1] >> 8) \& 0xFF;
      temp[3] = w[i-1] & 0xFF;
           key schedule core (temp, (i/4)-1);
      uint32 t temp word = (temp[0] << 24) | (temp[1] << 16) | (temp[2] << 8) |
temp[3];
  for (int round = 0; round < 11; round++) {</pre>
       for (int word = 0; word < 4; word++) {
           round_keys[round][word*4] = (w[idx] >> 24) & 0xFF;
```

```
round_keys[round][word*4+1] = (w[idx] >> 16) & 0xFF;
           round keys[round][word*4+2] = (w[idx] >> 8) & 0xFF;
           round keys[round][word*4+3] = w[idx] & 0xFF;
int hex_to_bytes(const char* hex_str, uint8_t* bytes, size_t bytes_len) {
  size_t hex_len = strlen(hex_str);
  if (hex len != bytes len * 2) {
  for (size t i = 0; i < bytes len; i++) {</pre>
      char byte_str[3] = {hex_str[i*2], hex_str[i*2+1], '\0'};
      char* end ptr;
      bytes[i] = (uint8 t) strtol(byte_str, &end_ptr, 16);
      if (*end_ptr != '\0') {
void print_round_keys(uint8_t round_keys[11][16]) {
      printf("Round %2d: ", i);
          printf("%02x", round_keys[i][j]);
          if (j % 4 == 3 && j < 15) printf(" ");
      printf("\n");
```

```
int main(int argc, char* argv[]) {
  uint8 t initial key[16];
  uint8 t round keys[11][16];
  if (argc != 2) {
      print_usage(argv[0]);
   if (!hex_to_bytes(argv[1], initial_key, 16)) {
      printf("Error: Invalid key format. Must be 32 hex characters.\n");
  expand_key(initial_key, round_keys);
  printf("Generated AES-128 Round Keys:\n");
  print_round_keys(round_keys);
  printf("Using little endian, reverse word order (mode 4) \n");
   fd = open("/dev/round keys", O RDWR);
      perror("Error opening /dev/round keys");
  printf("Successfully opened /dev/round_keys\n");
       for (int byte = 0; byte < 16; byte++) {</pre>
           rk_data.data[round * 16 + byte] = round_keys[round][byte];
```

```
printf("Writing round keys to RAM...\n");
if (ioctl(fd, ROUND KEYS WRITE DATA, &rk data) < 0) {</pre>
    perror("Error writing round keys");
    close(fd);
printf("Successfully wrote 11 round keys (176 bytes) to RAM\n");
printf("\nVerifying written values:\n");
if (ioctl(fd, ROUND KEYS READ DATA, &rk data) < 0) {</pre>
    perror("Error reading round keys");
    close(fd);
    for (int byte = 0; byte < 16; byte++) {</pre>
        int offset = round * 16 + byte;
        uint8_t expected = round_keys[round][byte];
        if (actual != expected) {
            printf("Mismatch at round %d, byte %d: expected 0x%02x, got 0x%02x\n",
                   round, byte, expected, actual);
    printf("Verification successful! All round keys written correctly.\n");
```

```
printf("Verification failed with %d errors.\n", errors);
}

// Clean up
close(fd);

return 0;
}
```

Makefile

```
CC := qcc
CFLAGS := -Wall -Werror -02
LDFLAGS := -lm
USERSPACE PROGS := aes wav load round keys
KERNEL MODULES := drivers
all: userspace modules
userspace: $(USERSPACE PROGS)
  @echo "Userspace programs built successfully"
aes_wav: aes_wav.c
load round keys: load round keys.c
  $(CC) $(CFLAGS) -0 $@ $< $(LDFLAGS)
modules:
```

```
clean:
  @echo "Cleaning userspace programs..."
install:
  $(MAKE) -C $(KERNEL_MODULES) install
uninstall:
restart: uninstall install
  @echo "Kernel modules restarted"
test: all
PHONY: all userspace modules clean install uninstall restart test
```

Python Code

aes_ecb.py

```
0x72, 0xc0,
  0xb7, 0xfd, 0x93, 0x26, 0x36, 0x3f, 0xf7, 0xcc, 0x34, 0xa5, 0xe5, 0xf1, 0x71, 0xd8,
0x31, 0x15,
  0x04, 0xc7, 0x23, 0xc3, 0x18, 0x96, 0x05, 0x9a, 0x07, 0x12, 0x80, 0xe2, 0xeb, 0x27,
0xb2, 0x75,
  0x09, 0x83, 0x2c, 0x1a, 0x1b, 0x6e, 0x5a, 0xa0, 0x52, 0x3b, 0xd6, 0xb3, 0x29, 0xe3,
0x2f, 0x84,
  0x53, 0xd1, 0x00, 0xed, 0x20, 0xfc, 0xb1, 0x5b, 0x6a, 0xcb, 0xbe, 0x39, 0x4a, 0x4c,
0x58, 0xcf,
0x9f, 0xa8,
  0x51, 0xa3, 0x40, 0x8f, 0x92, 0x9d, 0x38, 0xf5, 0xbc, 0xb6, 0xda, 0x21, 0x10, 0xff,
0xf3, 0xd2,
0x19, 0x73,
0x0b, 0xdb,
  0xe0, 0x32, 0x3a, 0x0a, 0x49, 0x06, 0x24, 0x5c, 0xc2, 0xd3, 0xac, 0x62, 0x91, 0x95,
0xe4, 0x79,
  0xe7, 0xc8, 0x37, 0x6d, 0x8d, 0xd5, 0x4e, 0xa9, 0x6c, 0x56, 0xf4, 0xea, 0x65, 0x7a,
0xae, 0x08,
  0xba, 0x78, 0x25, 0x2e, 0x1c, 0xa6, 0xb4, 0xc6, 0xe8, 0xdd, 0x74, 0x1f, 0x4b, 0xbd,
0x8b, 0x8a,
0x1d, 0x9e,
  0xe1, 0xf8, 0x98, 0x11, 0x69, 0xd9, 0x8e, 0x94, 0x9b, 0x1e, 0x87, 0xe9, 0xce, 0x55,
0x28, 0xdf,
  0x8c, 0xa1, 0x89, 0x0d, 0xbf, 0xe6, 0x42, 0x68, 0x41, 0x99, 0x2d, 0x0f, 0xb0, 0x54,
0xbb, 0x16
INV SBOX = [
  0x52, 0x09, 0x6a, 0xd5, 0x30, 0x36, 0xa5, 0x38, 0xbf, 0x40, 0xa3, 0x9e, 0x81, 0xf3,
0xd7, 0xfb,
  0x7c, 0xe3, 0x39, 0x82, 0x9b, 0x2f, 0xff, 0x87, 0x34, 0x8e, 0x43, 0x44, 0xc4, 0xde,
0xe9, 0xcb,
  0x54, 0x7b, 0x94, 0x32, 0xa6, 0xc2, 0x23, 0x3d, 0xee, 0x4c, 0x95, 0x0b, 0x42, 0xfa,
0xc3, 0x4e,
0xd1, 0x25,
```

```
0xb6, 0x92,
  0x6c, 0x70, 0x48, 0x50, 0xfd, 0xed, 0xb9, 0xda, 0x5e, 0x15, 0x46, 0x57, 0xa7, 0x8d,
0x9d, 0x84,
0x45, 0x06,
  0xd0, 0x2c, 0x1e, 0x8f, 0xca, 0x3f, 0x0f, 0x02, 0xc1, 0xaf, 0xbd, 0x03, 0x01, 0x13,
0x8a, 0x6b,
  0x3a, 0x91, 0x11, 0x41, 0x4f, 0x67, 0xdc, 0xea, 0x97, 0xf2, 0xcf, 0xce, 0xf0, 0xb4,
0xe6, 0x73,
  0x96, 0xac, 0x74, 0x22, 0xe7, 0xad, 0x35, 0x85, 0xe2, 0xf9, 0x37, 0xe8, 0x1c, 0x75,
0xdf, 0x6e,
  0x47, 0xf1, 0x1a, 0x71, 0x1d, 0x29, 0xc5, 0x89, 0x6f, 0xb7, 0x62, 0x0e, 0xaa, 0x18,
0xbe, 0x1b,
0x5a, 0xf4,
  0x1f, 0xdd, 0xa8, 0x33, 0x88, 0x07, 0xc7, 0x31, 0xb1, 0x12, 0x10, 0x59, 0x27, 0x80,
0xec, 0x5f,
0x9c, 0xef,
  0xa0, 0xe0, 0x3b, 0x4d, 0xae, 0x2a, 0xf5, 0xb0, 0xc8, 0xeb, 0xbb, 0x3c, 0x83, 0x53,
0x99, 0x61,
  0x17, 0x2b, 0x04, 0x7e, 0xba, 0x77, 0xd6, 0x26, 0xe1, 0x69, 0x14, 0x63, 0x55, 0x21,
0x0c, 0x7d
RCON = [0x01, 0x02, 0x04, 0x08, 0x10, 0x20, 0x40, 0x80, 0x1b, 0x36]
def gmul(a, b):
      high bit set = a \& 0x80 # Check if the highest bit (x^7) is set
   return p & 0xff
```

```
def bytes_to_state(data):
def state_to_bytes(state):
  for i in range(4):
def sub bytes(state):
  return state
def inv_sub_bytes(state):
  return state
def shift rows(state):
  state[3] = state[3][3:] + state[3][:3]
def inv_shift_rows(state):
  state[2] = state[2][2:] + state[2][:2]
```

```
return state
def mix columns(state):
      s1 = state[1][i]
      s2 = state[2][i]
      state[1][i] = s0 ^ qmul(0x02, s1) ^ qmul(0x03, s2) ^ s3
      state[2][i] = s0 ^ s1 ^ gmul(0x02, s2) ^ gmul(0x03, s3)
       state[3][i] = gmul(0x03, s0) ^ s1 ^ s2 ^ gmul(0x02, s3)
def inv mix columns(state):
      s0 = state[0][i]
      s1 = state[1][i]
      s3 = state[3][i]
      state[0][i] = gmul(0x0e, s0) ^ gmul(0x0b, s1) ^ gmul(0x0d, s2) ^ gmul(0x09, s3)
      state[1][i] = gmul(0x09, s0) ^ gmul(0x0e, s1) ^ gmul(0x0b, s2) ^ gmul(0x0d, s3)
       state[3][i] = gmul(0x0b, s0) ^ gmul(0x0d, s1) ^ gmul(0x09, s2) ^ gmul(0x0e, s3)
   return state
def add round key(state, round key):
          state[i][j] ^= round key[i][j]
def key_schedule_core(word, iteration):
```

```
return word
def expand_key(key, rounds=10):
  key words = [key[i:i+4] for i in range(0, len(key), 4)]
  for i in range(len(key words), 4 * (rounds + 1)):
           temp[j] ^= expanded_key_words[i-len(key_words)][j]
      expanded key words.append(temp)
               round_key[k].append(expanded_key_words[i+j][k])
      round keys.append(round key)
def aes_encrypt_block(data, key):
  state = bytes to state(data)
```

```
round_keys = expand_key(key)
  state = add round key(state, round keys[0])
      state = sub bytes(state)
      state = add round key(state, round keys[i])
  state = sub bytes(state)
  state = shift rows(state)
  state = add round key(state, round keys[10])
  return state_to_bytes(state)
def aes_decrypt_block(data, key):
  state = bytes to state(data)
  round keys = expand key(key)
  state = add_round_key(state, round_keys[10])
  for i in range (9, 0, -1):
      state = inv_sub_bytes(state)
      state = add round key(state, round keys[i])
  state = inv_sub_bytes(state)
  state = add round key(state, round keys[0])
```

```
return state_to_bytes(state)
def encrypt_ecb(data, key):
  blocks = [data[i:i+16] for i in range(0, len(data), 16)]
      blocks[-1] = blocks[-1] + bytes([padding length]) * padding length
  encrypted blocks = []
   for block in blocks:
      encrypted block = aes encrypt block(block, key)
      encrypted blocks.append(encrypted block)
def decrypt_ecb(data, key):
  decrypted_blocks = []
       decrypted block = aes decrypt block(block, key)
      decrypted blocks.append(decrypted block)
   result = b''.join(decrypted blocks)
      padding = result[-padding length:]
```

```
def validate and convert key(key hex):
characters instead.")
      return key bytes
characters (0-9, a-f).")
def encrypt wav(input file, output file, key hex):
  key = validate and convert key(key hex)
  with wave.open(input_file, 'rb') as wav_file:
      params = wav_file.getparams()
  encrypted_data = encrypt_ecb(frames, key)
  with wave.open(output file, 'wb') as wav file:
      wav file.setparams(params)
      wav file.writeframes(encrypted data)
```

```
print(f"Encryption time: {encryption time:.4f} seconds")
  print(f"Total processing time (including I/O): {total time:.4f} seconds")
  print(f"Encryption speed: {(len(frames) / 1024) / encryption time:.2f} KB/s")
def decrypt wav(input file, output_file, key_hex):
  key = validate and convert key(key hex)
  with wave.open(input file, 'rb') as wav file:
      params = wav file.getparams()
      encrypted data = wav file.readframes(wav file.getnframes())
  decrypted data = decrypt ecb(encrypted data, key)
  decryption end time = time.time()
  with wave.open(output file, 'wb') as wav file:
      wav file.setparams(params)
      wav file.writeframes(decrypted data)
  total end time = time.time()
  print(f"Decryption time: {decryption time:.4f} seconds")
```

```
print(f"File size: {len(encrypted_data) / 1024:.2f} KB")
    print(f"Decryption speed: {(len(encrypted_data) / 1024) / decryption_time:.2f}
KB/s")

def main():
    parser = argparse.ArgumentParser(description='Encrypt or decrypt WAV files using
AES-128 in ECB mode from scratch.')
    parser.add_argument('action', choices=['encrypt', 'decrypt'], help='Action to
perform')
    parser.add_argument('input_file', help='Path to the input file')
    parser.add_argument('output_file', help='Path to the output file')
    parser.add_argument('key', help='Hexadecimal key (32 characters / 16 bytes)')

args = parser.parse_args()

if args.action == 'encrypt':
    encrypt_wav(args.input_file, args.output_file, args.key)

else:
    decrypt_wav(args.input_file, args.output_file, args.key)

if __name__ == '__main__':
    main()
```

keygen.py

```
Simple AES-128 Key Generator

This script generates a random 16-byte (128-bit) key suitable for AES-128 encryption and writes it to a file.

"""

import os

import sys

# Generate a random 16-byte key

key = os.urandom(16)

# Print key in hexadecimal format

print(f"Generated AES-128 key (hex): {key.hex()}")

# Write key to file if filename provided
```

```
if len(sys.argv) > 1:
    filename = sys.argv[1]
    with open(filename, 'wb') as f:
        f.write(key)
    print(f"Key saved to {filename}")
else:
    print("No filename provided. Key was not saved.")
```