

Design Assignment 2B

Student Name: Tyler Gardenhire

Student #: 8000450294

Student Email: gardenhi@unlv.nevada.edu

Primary Github address: [gardenhi@unlv.nevada.edu](https://github.com/gardenhi@unlv.nevada.edu)


Directory: https://github.com/tylergardenhire/submission_projects.git

Submit the following for all Labs:

1. In the document, for each task submit the modified or included code (only) with highlights and justifications of the modifications. Also, include the comments.
2. Use the previously create a Github repository with a random name (no CPE/301, Lastname, Firstname). Place all labs under the root folder ESD301/DA, sub-folder named LABXX, with one document and one video link file for each lab, place modified asm/c files named as LabXX-TYY.asm/c.
3. If multiple asm/c files or other libraries are used, create a folder LabXX-TYY and place these files inside the folder.
4. The folder should have a) Word document (see template), b) source code file(s) and other include files, c) text file with youtube video links (see template).

1. COMPONENTS LIST AND CONNECTION BLOCK DIAGRAM w/ PINS

Atmel Studio 7 w/ AVR assembly and simulator and Atmega328p board used.



PortB2 is connected to LED3 and PortC2 is connected to SW1.

Task 1 C Code:

```
#define F_CPU 8000000UL //set cpu mhz for delay
#include <avr/io.h>
#include <avr/interrupt.h>
#include <util/delay.h>

int main(void)
{
    DDRB |= (1<<2); //set pb2 as output
    PORTB &= (1<<2); //clear pb2
    PORTD = 1<<2; //enable pd2

    EICRA = 0x02;
    EIMSK = 1<<INT0; //enable pc set 0 interrupt
    sei(); //enable global interrupt

    while (1);
}

ISR(INT0_vect)
{
    PORTB ^= (1<<2); //toggle pb2 during interrupt
    _delay_ms(1250); //delay for 1.25 seconds
    PORTB ^= (1<<2); //toggle pb2 during interrupt
}
```

3. DEVELOPED MODIFIED CODE OF TASK 2/A from TASK 1/A

N/A

4. SCHEMATICS

N/A

5. SCREENSHOTS OF EACH TASK OUTPUT (ATMEL STUDIO OUTPUT)

Task 1:

Assembly:

Full period is 1.25 s, the following screenshot was taken at the end of one loop.


Cycle Counter	1250346
Frequency	1.000 MHz
Stop Watch	1,250.35 ms

C:

Full period is 1.25 s, the following screenshot was taken at the end of one loop.

Cycle Counter	1250346
Frequency	1.000 MHz
Stop Watch	1,250.35 ms

6. SCREENSHOT OF EACH DEMO (BOARD SETUP)



7. VIDEO LINKS OF EACH DEMO

<https://youtu.be/uixC4MPNSFE>

8. GITHUB LINK OF THIS DA

https://github.com/tylergardenhire/submission_projects.git

Student Academic Misconduct Policy

<http://studentconduct.unlv.edu/misconduct/policy.html>

"This assignment submission is my own, original work".

TYLER GARDENHIRE