
乘法器种類:


- 無号數乘法: 傳統乘法 (traditional sequential multiplication)
 - □ 硬体最佳化率lt (hardware friendly multiplication)
- O. 有号數乘法: Booth's Algorithm

1 1事然存法 (traditional sequential multiplication)










乘法器硬件

. 票: Mand: 8 bit, Mplier 4 bit, Product: 8 bit 2. 富: 4輪

Iteration	Step	Multiplier	Multiplicand	Product
0	Initial value	001 <u>1</u>	00000010	00000000
1	1 → Product+ Mcand	0011	00000010	000000/0
	Multicand left shift	001/	00000100	0000 00/0
	Multiplier right shift	0001	0000 0 /00	000000/0
	1 → Product + Moand		00000100	00000 / 0
a	Mound loft shift	0001	000/000	00000110
_	M plier right shift	0000	0000/000	00000/10
3	0 → No operation			0.00 11
4	0 - No operation			0000110
	,			
Result				00000110



Hard	ware - friendly	multiplication	
μ).	•••1		- 乘决器設計:
	0 + 0 1		32 bit,
+	0 0 0 l		Meand
	0001		
+	0001		ALU 32 lite Control
+	00011	1 	0 ··· ~ 0 Molier
		<u></u>	64 Parts

? r.	10	里台,	0.	ALV	P	需要	32111元


- ® 不用有额外的 register 存放 Mplier
- ®. Control 不用控制 Mand

41. Flow chart Start	
-	
Roduct 0 = 1 (check Product 0)	
3. te product 左半音P 32.1位元 fo Mcand	
\$B \$0 再有到product 左¥ \$P	
3. Roduct 65 17 bit	

4. chack iteration 是召文办

Done

Iracing:	0010 a, ×	0011 (2)		
	iteration.	step	Moand	Product
		initial state	0010	0000 001/
		prod = prod + Mand	0010	00100011
		prod right shift	0010	00010001
	d 1-	prod = prod + Mand	0010	0011000/
		prod right shif	00/0	0 0 0 1 1 0 0 0
	_	→ No operation +		0000 00
		+ No operation +		00000110
		1		



: 共有 32-1个加3 装器

Shift

	Traditional		Hardware - Friendly		Booth's Algorithm			hm_
check	Mplier D		Product 0		product 01			
	0	- 1	0	1	00	01	10	11
action	х	Product +	Χ	Product 左半部 ← Product 左半部 +	χ	((p) € ((p)	Lipi ± Lipi	х
		Meand		Mound		† Meand	- Mana	
shift	Mcand ← Mplier →		Product		Product			
優點		Y		愛Mplier register			数乘1	
1220	優 · 6			a. ALU只要32 bit 3.不需要shift Meand		Q. 平均上量算压度赖坎		

◎ 實例比較乘法器建度

- Traditional

基本假設: 設雨 A bit, 的数在作乘法, 且每个 operation 需 B time unit

且绝是做加

岩用HW 來 shift register 的話可同時 t软

Step: o. check Multiplier(1 门省时,: 经是为1)

O. Multiplicand + Product : 1 clock

D. Shift Multiplier & Manad : I clock

@. check 显示完成: | clack |: 要實作-定有-counter register

既然為 memory unit, 需要clock 控制)

: 共需: (3×A) × B 个 time units.

=. Fast Multiplication:

需做A-1次的加法, .. 為: (A-1) B 个 time units.

=. Parallel Multiplication

需做·H·文的加法 其中· 2 = A ·· H= [lg A] 为 「lg A] B f time units.

(·· 八割 A-1 个 Adder

: 2H-1= A-1 = 2H=A)