

DRAM Bank


假設為-Multicore, DRAM shared memory 多统

多个 core 共同存取 DRAM


: DRAM 設計為分割成多个DRAM Bank, 可平行處理率自 core 的 request







DRAM Bank 为资料真正存放的t也方,会介Bank 具含自的 row buffer, 以加建 2-D 资料存取




: 存取 2 维 道料 時, 可分為: "" row - buffer hit

若為miss,魯有miss penalty,t曾加access time :具高row-baffer localty 2 request 較快

: 具尚 row-buffer localty 2 request 較抗 seguential access 2 program access time 較低 DRAM controller 含有名了bank 之 bank request buffer fo bank request scheduler fo DRAM bus scheduler 华排 维 memory bank request 之處理順序

為了t曾加DRAM bandwidth, bank regnert schoduler 會以具高 row-baffer locality 2 request 見 high priority 但在multicare 拳绞中,可能會進成具 high locality of row-buffer 2 thread 持续良 high priority 使其它 thread 無法得到所需资源而執行時間上升,而 show down



Solution:

從DRAM controller 等手,给来自不同 core 的 request 依 core 编号 當有单-core starration 時 利用Aging 處理



连步詞志該 core 之意 request 2 priority


- 8. (15% total) A memory system is configured as:
 - There are two DRAM channels.
 - Each channel has two ranks of DRAM chips.
 - Each memory channel is controlled by a separate memory controller.
 - Each rank of DRAM contains eight banks.
 - Each bank contains 32K rows.
 - Each row in one bank is 8KB.

Assume the minimum retention time among all DRAM rows in the system is 64 ms. In order to ensure that no data is lost, every DRAM row is refreshed once per 64 ms. Every DRAM row refresh is initiated by a command from memory controller which occupies the command bus on the associated memory channel. Consider a 1.024 second span of time.

Define the *utilization* (of a resource such as a bus or a memory bank) as the fraction of total time for which a resource is occupied by a refresh command.

For each calculation in this question, you may leave your answer in simplified form in terms of powers of 2 and powers of 10.

- 8.1 (4%) How long does each refresh command occupy the command bus (in ns) such that across all memory channels, the command bus utilization due to refreshes is 8.192%? (Hint 8.192 = 213/1000)
- 8.2 (4%) How long does each refresh command occupy the DRAM banks (in ns) such that across all the banks, the banks utilization due to refreshes is 8.192%?
- 8.3 (3%) What data bus utilization, across all memory channels, is directly caused by DRAM refreshes?
- 8.4 (4%) How many refreshes are performed by the memory controllers during the 1.024 second period in total across both memory channels combined?



Refresh step: