
Set Associative Cache 設Of block 最後一个 word 為 branch 指令 會學至4号 block 且43 block 最後-个 word 為jump 指令會跳至0 号 block 根據 direct mapped 的 A面Z 方式, O of block 會对應到 O of cache block 19 4号 block 會对應到 0号 cache block 意复使用的是 Write - back cache 追接-來,交錯執行的指令會幾爭相同 cache block .使 miss rate 很高 且根據 Sirect mapped, cache block 1.2.3 皆 idle : 书 cache block 切割成多个集合 = 集合内多个 cache blocks = 當幾爭發生時, 分配不同 cache block, 降低 miss rate # MEM : MEM 到 cache 的方式 登成: memory block address % number of sets 得到解数为8面已到的集合,可分配set 内任意llock给它 高數為 tag 而 associativity 為一个集合內的 block 總數,又稱 N- way Associativity 越高, miss rate 就越低,但hit time 鲁增加(: 需比对的 tag 数上升) Question, 該 Memory 中有32個 blocks, 若使用 direct mapped cache. 則, 0,4.8.12,16.20.24.28 含葉等 block 1 而使用d-way associative cache, 则·偶數多差爭set 0的2个block, 竞竞争任例相同, 為何可降低cache miss? : principle of locality 的關係, 每个block 被用到的机率不均等 IN= * of cache block) MEM byte address 至 cache address 的東京技 Tag Index offset Byte
Address MEM block address offset 1故之: ア学は: O. 看一个block 有几个byte: 得 MEM block address \$ offset ©.看 cache 有几个集合: 得 tag fo index Note: tag 需和所有set中的block 月時 放此对 习使用比较器平行比较所有entry 當要從MEM中排於-介block 資料至 cache, 但对您的set 全满時 需挑選cache blok 置换, 注则: "random choice , 類似OS中 page replacement

Cache block 经数 = X of nets x asrociativity

Cache size Block size

(Review>: Conche block 差息数

可失求出 cache block 复数, 再求得集合總數



bits

= 64 K

\$ 8 2 -							
(Ex>: Given 25-byte, 2'-byte-per-line cache	in an M-bi	t, byte-	addressable 1	memory system			
of range of index field size							
e. it range of index field size	in numbe	er of bi	ŧ,			拉塔	<u> </u>
E Fo: cache size: 25 byte				offset	<u>Note</u> : range:	direct-mapped ⇔	
block size: 2 byte				L			ŕ
address longth: M-bit	fully	M-L	0	L			
= * of blocks: 25-L							
Note: 0. write-back cache +, cache	有 dirty bit	欄位率	確認是否被	宮ノ過資料	+		
IK 節首 copy-back 時間	·						
® 使用LRU法则的話,需LA	RU bit it!	£ifi lewt	recently wed	1 63 block			
经箱追当biti 为extra bit	& control	bit	·				
O. entry: direct-mapped block	—— 依是	医自乳匙					
/ Set block							

Associativity Fo tag bit	5 的關係							
±0 # ★ // / / / D 1 / 1	11.1	¥ //	1	מ	II	ī	1 1 22 1./	

block

設:共有4K個 blocks, block size 為4 words 且 address length為3& bits Direct 2-way 4-way fully

18×4K

= 72 K

28×4K

=112K

		,	1 10-17	7 4-1-7
# of	4K = 4K	4K - 2K	4k = K	1
sets				
Total for	tag index offict	tag index officet	tag index officet	tag index offict

17×4K

= 68K

The 雷 associativity 越高 tag bits 數越多 硬件成本越高

且比較器个數也增加

(15% total) In Table 2, we have given you four different sequences of addresses generated by a program running on a processor with a data cache. Cache hit ratio for each sequence is also shown in Table 2. Assuming that the cache is initially empty at the beginning of each sequence, find out the following parameters of the processors' data cache: 1 (3%) Associativity? (1, 2, or 4 ways) 2 (4%) Block size? (1, 2, 4, 8, 16, or 32 bytes)

3 (4%) Total cache size? (256 bytes, or 512 bytes) 4 (4%) Replacement policy? (LRU, or FIFO)

	Table 2.	
Sequence No.	Address Sequence	Hit Ratio
1	0, 2, 4, 8, 16, 32	0.33
2	0, 512, 1024, 1536, 2048, 1536, 1024, 512, 0	0.33
3	0, 64, 128, 256, 512, 256, 128, 64, 0	0.33
4	0, 512, 1024, 0, 1536, 0, 2048, 512	0.25

mhhmmm = block size : 8 bytes hit ratio: = = = = = 1, 2, 4.8, 16, 32 Care I. 4-way, 0,512, 1024, 1576, 20 8 hit ratio , 3 0.512, 1024, 1536, 2048, 1536, 1024, 512, 0 皆為同 - set 129 vence 2. 3个 hit 2-way 0,512, 1024 care II. block address: 192, 128, 64, 0 皆為同-set sequence 3. hit ratio: 3 0, 64, 128, 256, 512, 256, 128, 64, 0 block addrew: 32, 16, 8, 0 requence 4. hit ratio: 2 0, 512, 1024, 0, 1536, 0, 2048, 512 老為caeI, (皆為miss □ m □ 小为 case I, 4-way block address : でたい block size: 4 way, 又 set 经数簿 coche size -= C 又 16% C == 8% C : C = 512 bytes C = 256 bytes 再由 requence 4 知為 lru