#### **Computer Architecture**

**Out-of-order Execution** 

By Yoav Etsion With acknowledgement to Dan Tsafrir, Avi Mendelson, Lihu Rappoport, and Adi Yoaz

### The need for speed: Superscalar


Remember our goal: minimize CPU Time

CPU Time = duration of clock cycle  $\times$  CPI  $\times$  IC


- So far we have learned that in order to
  - ❖ Minimize clock cycle ⇒ add more pipe stages
  - ❖ Minimize CPI ⇒ utilize pipeline
  - ❖ Minimize IC ⇒ change/improve the architecture
- Why not make the pipeline deeper and deeper?
  - Beyond some point, adding more pipe stages doesn't help, because
  - Control/data hazards increase, and become costlier
    - (Recall that in a pipelined CPU, CPI = 1 only w/o hazards)
- So what can we do next?
  - Reduce the CPI by utilizing ILP (instruction level parallelism)
  - We will need to duplicate HW for this purpose...

# A simple superscalar CPU

- Duplicates the pipeline to accommodate ILP (IPC > 1)
  - ILP=instruction-level parallelism
- Note that duplicating HW in just one pipe stage doesn't help
  - e.g., when having 2 ALUs,
  - the bottleneck moves to other stages




- Conclusion:
  - Getting IPC > 1 requires to fetch/decode/exe/retire > 1 instruction per clock:



### **Example: Pentium® Processor**

- Pentium fetches & decodes 2 instructions per cycle
- Before register file read, decide on pairing
  - Can the two instructions be executed in parallel? (yes/no)



- Pairing decision is based...
  - On data dependencies (instructions must be independent)
  - On resources (v-pipe can only execute some of the instructions; and also, some instruction use resources from both pipes)

### Is superscalar good enough?

 A superscalar processor can fetch, decode, execute, and retire, e.g., 2 instructions in parallel

#### But...

- Can execute only independent instructions in parallel
  - Whereas adjacent instructions are often dependent
- So the utilization of the second pipe is often low
- Solution: out-of-order execution
  - Execute instructions based on the "data flow" graph, (rather than program order)
  - Still need to keep the semantics of the original program

#### Out-of-order in a nutshell

- HW examines a sliding window of consecutive instructions
  - The "instruction window"
- Ready instructions get picked up from window
- Executed out of program order
- Instruction results are committed to the machine state (memory+reg. file) in original program order
  - Why?
- User is unaware (except that the program runs faster)


### Superscalar basics: Data flow analysis

#### • Example:

- (1)  $r1 \leftarrow r4 / r7 / *$  assume division takes 20 cycles \*/
- (2)  $r8 \leftarrow r1 + r2$
- $(3) \quad \mathbf{r5} \leftarrow \mathbf{r5} + 1$
- (4)  $r6 \leftarrow r6 r3$
- (5)  $r4 \leftarrow r5 + r6$
- (6)  $r7 \leftarrow r8 * r4$

#### In-order execution

#### Data Flow Graph



#### **In-order (2-way superscalar)**

1	2	4	5	6
	3			


#### **Out-of-order execution**

	1		
3	5	2	6
4			

# **OoO** general scheme

#### Fetch & decode in order

- Multiple instructions are fetched/decoded in parallel
- Insts. put in reservation stations (RS)
- Execute instructions that are ready in the reservation stations
  - Instruction operands must be ready
  - Available execution resources
- Following execution:
  - Broadcast result on bypass network
  - Signal all dependent instructions that data is ready
- Commit instructions <u>in-order</u>
  - Can commit an instruction only after all preceding instructions (in program order) have committed



# Out of order execution (OoO)

#### Advantages: Better performance!

- Exploit Instruction Level Parallelism (ILP)
- Hide latencies (e.g., L1 data cache miss, divide)

#### Disadvatages:

HW is much more complex than that of in-order processors

#### Can compilers do this work?

- In a very limited way can only statically schedule instructions (VLIW)
- Compilers lack runtime information
  - Conditional branch direction (→ compiler limited to basic blocks)
  - Data values, which may affect calculation time and control
  - Cache miss / hit

The key is dynamic analysis and resolution of data dependencies


# OoO: data dependencies

#### • Example:

```
\begin{array}{c}
\mathbf{r8} \leftarrow 20 \\
\mathbf{r1} \leftarrow \mathbf{addr1} \\
\mathbf{r2} \leftarrow \mathbf{addr2}
\end{array}

      (4) r3 \leftarrow addr3
LOOP:
      (5) \quad \mathbf{r4} \leftarrow \mathrm{MEM}[\mathbf{r1}]
      (6) r1 \leftarrow r1 + 4
      (7) r5 \leftarrow MEM[r2]
      (8) r2 \leftarrow r2 + 4
      (9) \quad \mathbf{r6} \leftarrow \mathbf{r4} + \mathbf{r5}
      (10) MEM[r3] \leftarrow r6
      (11) r3 \leftarrow r3 + 4
      (12) \quad \mathbf{r8} \leftarrow \mathbf{r8} - 1
      (13) bnz r8, LOOP
```

#### Instruction dependence graph



#### Are all dependencies equal?

### Data dependency types (1)

• True dependence: RaW (Read-after-Write)

```
(7) r5 \leftarrow MEM[r2]
(9) r6 \leftarrow r4 + r5
```


- An instruction consumes data that was produced by an earlier instruction
- Can we eliminate such dependencies?
  - Not without a time machine... (or value speculation)

#### RaW examples

```
r8 ← 20
r1 ← addr1
r2 ← addr2
                    r3 \leftarrow addr3
LOOP:
         (5)
                    r4 \leftarrow MEM[r1]

\begin{array}{c}
\mathbf{r1} \leftarrow \mathbf{r1} + 4 \\
\mathbf{r5} \leftarrow \mathbf{MEM[r2]} \\
\mathbf{r2} \leftarrow \mathbf{r2} + 4 \\
\mathbf{r6} \leftarrow \mathbf{r4} + \mathbf{r5}
\end{array}

         (10) \text{ MEM}[r3] \leftarrow r6
         (11) \quad \mathbf{r3} \leftarrow \mathbf{r3} + 4
         (12) \quad \mathbf{r8} \leftarrow \mathbf{r8} - 1
                        bnz r8, LOOP
```



### Data dependency types (11)

• Anti-dependence: WaR (Write-after-Read)

```
(5) \mathbf{r}4 \leftarrow \text{MEM}[\mathbf{r}1]
(6) \mathbf{r}1 \leftarrow \mathbf{r}1 + 4
```

• False dependence: WaW (Write-after-Write)

```
(7) r5 \leftarrow MEM[r2]
(7*) r5 \leftarrow MEM[r2] // * next iteration
```

- Can we eliminate such dependencies?
  - Yes! if we divert the second write to an alternate storage location
  - Also known as Register Renaming


#### WaR examples

```
\begin{array}{c}
\mathbf{r8} \leftarrow 20 \\
\mathbf{r1} \leftarrow \mathbf{addr1} \\
\mathbf{r2} \leftarrow \mathbf{addr2}
\end{array}

                  r3 \leftarrow addr3
LOOP:
 <<sup>(5)</sup>


\begin{array}{c}
\mathbf{r4} \leftarrow \mathbf{MEM[r1]} \\
\mathbf{r1} \leftarrow \mathbf{r1} + 4
\end{array}

        (7) r5 \leftarrow MEM[r2]
(8) r2 \leftarrow r2 + 4
        (9) \quad r6 \leftarrow r4 + r5
 \langle (10) MEM[r3] \leftarrow r6
        (11) \quad \mathbf{r3} \leftarrow \mathbf{r3} + 4
        (12) \quad \mathbf{r8} \leftarrow \mathbf{r8} - 1
        (13) bnz r8, LOOP
```



#### WaW examples

```
1<sup>st</sup> iteration:
             r4 \leftarrow MEM[r1]
          r1 \leftarrow r1 + 4
          r5 \leftarrow MEM[r2]
          r2 \leftarrow r2 + 4
     9) r6 \leftarrow r4 + r5
     (10) \quad \text{MEM}[r3] \leftarrow r6
    (11) r3 \leftarrow r3 + 4
     (12) \quad \mathbf{r8} \leftarrow \mathbf{r8} - 1
    (13) bnz r8, LOOP
2<sup>nd</sup> iteration:
     (5)
            r4 \leftarrow MEM[r1]
          r1 \leftarrow r1 + 4
     (6)
          r5 \leftarrow MEM[r2]
          r2 \leftarrow r2 + 4
     (8)
     (9) \quad \mathbf{r6} \leftarrow \mathbf{r4} + \mathbf{r5}
    (10) MEM[r3] \leftarrow r6
    (11)
            r3 \leftarrow r3 + 4
             r8 \leftarrow r8 - 1
    (13)
            bnz r8, LOOP
```




# **OoO: Main ingredients**

- Wide fetch/issue/decode/commit
  - ♦ If only one inst. goes into the pipeline each cycle, then on average only one inst. will commit each cycle 

    → IPC=1
- Branch prediction
  - Not much parallelism in basic blocks (insts. seq. between branches)
  - Identify ILP across branch (and loop) boundaries
- Register renaming
  - Break False- and Anti-dependencies
- Speculative execution
  - Speculate branch outcome without affecting correctness

### **OoO Pipeline**

- Fetch
  - Branch prediction
- Decode
  - Register renaming
- Reservation stations (RS)
  - Instructions wait for the inputs
  - Instructions wait for functional units
- Functional units (FU)
- Bypass network
  - Broadcast computed values back to reservation stations and PRF
- Reorder buffer (ROB)
  - De-speculate execution, mostly by Committing instructions <u>in-order</u>
- The instruction window is instantiated as RS & ROB




#### **Benefits of Register Renaming**

```
1<sup>st</sup> iteration:
              r4 \leftarrow MEM[r1]
     (6)
            r1 \leftarrow r1 + 4
     (7) \quad \mathbf{r5} \leftarrow \text{MEM}[\mathbf{r2}]
     (8) r2 \leftarrow r2 + 4
     (9) \quad \mathbf{r}6 \leftarrow \mathbf{r}4 + \mathbf{r}5
     (10) MEM[r3] \leftarrow r6
     (11) r3 \leftarrow r3 + 4
     (12)
              r8 \leftarrow r8 - 1
     (13) bnz r8, LOOP
2<sup>nd</sup> iteration:
     (5)
            r4 \leftarrow MEM[r1]
     (6) \quad \mathbf{r1} \leftarrow \mathbf{r1} + 4
     (7) \quad \mathbf{r5} \leftarrow \text{MEM}[\mathbf{r2}]
     (8) r2 \leftarrow r2 + 4
     (9) \quad \mathbf{r}6 \leftarrow \mathbf{r}4 + \mathbf{r}5
     (10) MEM[r3] \leftarrow r6
     (11)
               r3 \leftarrow r3 + 4
```

 $r8 \leftarrow r8 -$ 

bnz r8, LOOP

Critical path: 8 instructions



(13)

### **Benefits of Register Renaming**

```
1<sup>st</sup> iteration:

(5) r4 ← MEM[r1]

(6) r1 ← r1 + 4

(7) r5 ← MEM[r2]

(8) r2 ← r2 + 4


(9) r6 ← r4 + r5

(10) MEM[r3] ← r6

(11) r3 ← r3 + 4

(12) r8 ← r8 - 1

(13) bnz r8, LOOP
```



```
2<sup>nd</sup> iteration:

(5) r4 \leftarrow MEM[r1]

(6) r1 \leftarrow r1 + 4

(7) r5 \leftarrow MEM[r2]

(8) r2 \leftarrow r2 + 4

(9) r6 \leftarrow r4 + r5

(10) MEM[r3] \leftarrow r6

(11) r3 \leftarrow r3 + 4


(12) r8 \leftarrow r8 - 1

(13) bnz r8, LOOP
```


New critical path: 4 instructions!

### Register renaming: How does it work?

- Data is stored in a physical register file (PRF)
- Architected register file (ARF) holds pointers to PRF registers
  - Each register in ARF represents a register in the ISA
  - Registers in ARF point to the latest version of the datum in PRF
  - An instruction that writes to a register triggers a "rename" operation
    - Allocate new PRF register
    - Update pointer in ARF
- Naturally, PRF > ARF
- Note: Other methods to implement register renaming have been proposed in the past...



### Register renaming: Example



```
Post-decode (as seen by RS):

(5) pr5 	 MEM[40]

(6) pr6 	 40 + 4

(7) pr7 	 MEM[120]

(8) pr8 	 120 + 4

(9) pr9 	 pr5 + pr7

(10) MEM[200] 	 pr9


(11) pr10 	 200 + 4

(12) pr11 	 20 - 1

(13) bnz pr11, LOOP
```


# **OoO Pipeline: Execution**

- Fetch
  - Branch prediction
- Decode
  - Register renaming
- Reservation stations (RS)
  - Instructions wait for the inputs
  - Instructions wait for functional units
- Functional units (FU)
- Bypass network
  - Broadcast computed values back to reservation stations and PRF
- Reorder buffer (ROB)
  - De-speculate execution, mostly by Committing instructions <u>in-order</u>
- The instruction window is instantiated as RS & ROB



#### **Out-of-order execution**

- Insts. registered in ROB
  - ROB acts like a cyclic buffer
- Decoded insts. sent to RS
  - If operands a ready, inst. is sent to FU
  - Otherwise, listen on bypass network and wait for operands
  - Values sent on bypass network are tagged by phys. Register
- Executed insts. are marked in ROB as completed
  - Computed value is sent over bypass network to consumers



### **OoO** execution example

Instructions waiting in reservation stations:


\$ \frac{1}{5} \frac{1}{pr5} \quad \text{pr7} \quad \text{(3)} \quad \text{(13)} \quad \text{pr9} \quad \text{(10)} \quad

broadcast pr5 & pr8
(9) receives pr5
broadcast pr6 & pr7
(9) receives pr7
broadcast pr9 & pr11
(10) receives pr9
(13) receives pr11

Instructions execute as soon as their operands become ready, rather than in program order

### OoO Pipeline: ROB & de-speculation

- Fetch
  - Branch prediction
- Decode
  - Register renaming
- Reservation stations (RS)
  - Instructions wait for the inputs
  - Instructions wait for functional units
- Functional units (FU)
- Bypass network
  - Broadcast computed values back to reservation stations and PRF
- Reorder buffer (ROB)
  - De-speculate execution, mostly by Committing instructions <u>in-order</u>
- The instruction window is instantiated as RS & ROB



#### Managing speculative execution

- Insts. must not affect machine state while they are speculative
- Mis-predicted paths need to be flushed
- Precise interrupts
  - Traps/Exceptions/Interrupts leave pipeline in well-known state
  - As if the offending instruction just executed
- Renamed registers must not be freed until a path is validated
  - In practice, ARF is saved (checkpoint) whenever the decoder encounters a branch instruction

#### Managing speculative execution

#### Common implementation:

- Fetch/Decode instructions from the predicted execution path
- Instructions can execute as soon as their operands become ready
- Instructions can graduate and commit to memory only once it is certain they should have been executed
  - An instruction commits only when all previous (in-order) instructions
    have committed ⇒ instructions commit in-order
  - Instructions on a mis-predicted execution path are flushed

# **Example: Managing speculation**

- ROB contains both normal and speculative insts.
  - Some have already executed
- Can we commit any?
- Remember: some insts. might fail
  - Memory faults/exceptions
  - Divide-by-zero
  - Cannot commit younger insts.,
     even if branches were resolved
- Only the oldest executed instructions can commit
  - Multiple insts. per cycle (n-way)

#### **Instructions in ROB**

```
MEM[40]
                        MEM [120]
            pr7
                        \frac{120}{}
     (9)
                    \leftarrow pr5 + pr7
            MEM[200] \leftarrow pr9
     (13)
                    pr11, LOOP
            bnz
     (5)
            pr5
                        MEM [40]
      6)
            pr6
            pr7
                        MEM [120]
peculative
     <del>(8)</del>
     (9)
                    \leftarrow pr5 + pr7
            MEM[200] \leftarrow pr9
S
            bnz
                    pr11, LOOP
```

#### Scalability of Speculative Execution

Examining a large instruction window requires highly accurate branch prediction

#### • Example:

- Window size: 150 insts.
- 30 branches to fill a window (avg. of branch every 5 instruction)
- Case 1: Prediction rate = 95%
  - Probability to predict 30 branches: 0.95 \(^30 = 0.22\)
- Case 2: Prediction rate = 98%
  - Probability to predict 30 branches: 0.98 ^ 30 = 0.55
- \* Case 2: Prediction rate = 99%
  - Probability to predict 30 branches: 0.99 \(^{3}0 = 0.74\)

### OoO scalability: VLSI considerations

- Many large ported arrays
  - Register files (ARF and PRF)
  - Reservation stations
  - For example, a 4-way 000 pipeline requires:
    - Reg. files with 8 RD ports and 4 WR ports (decode width)
    - RS and ROB with 4 ports each (execute/commit width)
- More logic is needed, and it is more complex
  - Examples:
    - Register renaming
    - Wakeup logic in RS (which instructions are selected to run?)
- All reservation stations must be checked whenever a FU broadcasts a tagged result
  - Many, many comparators

# **OoO scalability: VLSI considerations**

- Very wide buses
  - Multiple results sent on the bypass network on each cycle
- Timing is a challenge need additional pipe stages
  - Rename analysis
  - Rename sources
  - Access available sources from committed register file
  - Allocate entry in reservation station
  - "Ready" Decision

Balancing the machine is essential and complex

### **OoO** summary

#### Advantages

- Help exploit Instruction Level Parallelism (ILP)
- Help hide latencies (e.g., cache miss, divide)
- Superior/complementary to inst. Scheduler in the compiler
  - Dynamic instruction window

#### Complex micro-architecture

- Complex wakeup logic (instruction scheduler)
- Requires reordering mechanism (retirement) in the back-end for:
  - Precise interrupt resolution
  - Misprediction/speculation recovery

#### Speculative Execution

- ❖ Advantage: larger scheduling window ⇒ reveals more ILP
- Issues:
  - Complex logic needed to recover from mis-prediction
  - Runtime cost incurred when recovering from a mis-prediction

### **OoO** summary

- First appeared in floating point unit of IBM mainframes
  - Tomasulo's algorithm, published in 1967
- Generalized by Patt, Hwu and Shebanow [1985]
  - After that, quickly adopted by industry
    - DEC Alpha, Intel Pentium Pro
- Today it is ubiquitous:
  - Intel: 4-way 0o0; instruction windows up to 150-200 insts.
  - ♣ AMD: 4-way 0o0; instruction windows of ~70 insts.
  - ARM (Cortex-A9/A15): 2/5-way 0o0; instruction window 40-100+
    - Many ARM implementations exist...
- Numerous variations and optimizations and extensions have been studied, and are used in commercial products

# OOO Processor Example THE P6 MICROARCHITECTURE

### The P6 family (i686)

#### Features

- 1st out of order x86 (=> data flow analysis)
- Speculative execution (across branches; requires flush+recovery)
- Multiple branch prediction (wide op window contains 5 branch on avg)
- Register renaming (solves false dependencies, gives more regs)
- Super-pipeline: ~12 pipe stages (P-IV had 31! i7 back to 14)

Processor	Year	Freq (MHz)	Bus (MHz)	L2 cache	Feature size**
Pentium® Pro	1995	150~200	60/66	256/512K*	0.5, 0.35µm
Pentium® II	1997	233~450	66/100	512K*	0.35, 0.25µm
Pentium® III	1999	450~1400	100/133	256/512K	0.25, 0.18, 0.13µm
Pentium® M	2003	900~2260	400/533	1M / 2M	0.13, 90nm
Core™	2005	1660~2330	533/667	2M	65nm
Core™ 2	2006	1800~2930	800/1066	2/4/8M	65nm

<sup>\*</sup>off die

<sup>\*\*</sup> size of smallest part is smaller than the feature size

### The P6 family (i686)

- Was used until 2011:
  - ➤ MacBook Air (1.4GHz Core 2 Duo)
  - Due to relative low power consumption
- Clock frequency ~proportional to feature size
- After P-III came P-IV... which wasn't ideal for mobile computing
- Much (not all) of the improvement comes from feature size minimization

Processor	Year	Freq (MHz)	Bus (MHz)	L2 cache	Feature size**
Pentium® Pro	1995	150~200	60/66	256/512K*	0.5, 0.35µm
Pentium® II	1997	233~450	66/100	512K*	0.35, 0.25µm
Pentium® III	1999	450~1400	100/133	256/512K	0.25, 0.18, 0.13µm
Pentium® M	2003	900~2260	400/533	1M / 2M	0.13, 90nm
Core™	2005	1660~2330	533/667	2M	65nm
Core™ 2	2006	1800~2930	800/1066	2/4/8M	65nm

<sup>\*</sup>off die

<sup>\*\*</sup> size of smallest part is smaller than the feature size

## **Chip logically partitioned to 3**

#### Front end


- In order, get and ops from memory
- Decode them + turn them
  - from CISC ops
  - to >=1 u-ops (RISC-like)
- So x86 input=CISC, but internally it's actually RISC
- The front-end is responsible for making the transition

#### Core

Out of order, speculative, superscalar, renames registers


#### Retire

- In order
- Commits when speculation ends
- Can simultaneously commit up to 3 ops ("width" of machine)



# P6 μArch


#### **In-Order Front End**



# P6 μArch

### **Out-of-order Core**

• L2: Level 2 cache



MOB: Memory Order Buffer

**DCU**: Data Cache Unit

MIU: Memory Interface Unit

**AGU**: Address Generation Unit

RRF: "Real" Register File (not shown; the machine's state)


**IEU**: Integer Execution Unit

**FEU**: Floating-point Execution Unit

RS: Reservation Stations
(All those ops whose dependencies aren't yet met; up to 20; 5 ports to exe units)


ROB: Reorder Buffer (The physical regs; one entry per op – the reg is the dest of the op; in order!)

# P6 pipeline - 12 stages (10<=P6<=14)



[R2] 11-12: Retirement

## In-order front-end



- BPU Branch Prediction Unit predict next fetch address
- IFU Instruction Fetch Unit
  - iTLB translates virtual to physical address (next lecture)
  - ICache supplies 16byte/cyc (on miss: access L2, maybe memory)
- ILD Instruction Length Decode split bytes to instructions
- IQ Instruction Queue buffer the instructions
- ID Instruction Decode decode instructions into uops
- MS Micro-Sequencer provides uops for complex instructions
- IDQ Instruction Decode Queue buffer the uops

## **Branch prediction**

### Implementation


- Use local history to predict direction
- Need to predict multiple branches
- ⇒ Need to predict branches before previous branches are resolved
- ⇒ Branch history updated first based on prediction, later based on actual execution (speculative history)
- Target address taken from BTB

### Prediction rate: ~92%

- High prediction rate is crucial for long pipelines
- Especially important for OOOE, speculative execution:
  - On misprediction all instructions following the branch in the instruction window are flushed
  - Effective size of the window is determined by prediction accuracy

## **Branch prediction – clustering**


- Given a fetched line (bytes), need to know which line to fetch next
  - Perhaps there's more than one branch in the line
  - We must use 1<sup>st</sup> (leftmost) taken branch (>= the current fetched IP)



- Splitting IP into setOfLine + tagOfLine + offsetWithinLine
- If there's a match
  - The offsets of the matching ways are ordered
  - Ways with offset smaller than the fetch IP offset are discarded
  - The 1st branch that's predicted taken is chosen as the predicted branch


### P6 BTB

- 2-level, local histories, per-set counters
- 4-way set associative: 512 entries in 128 sets



 Up to 4 branches can have the same set/tag match (since there are 4 ways)

## In-order front-end – decoder



## Micro operations (uops)

- Each CISC inst is broken into one or more RISC uops
  - Simplicity
    - Each uop is (relatively) simple
    - Canonical representation of src/dest (2 src, 1 dest)
  - But increased instruction count
- Simple instructions translate to a few uops
  - Typical uop count (not necessarily cycle count!)

Reg-Reg ALU/Mov inst: 1 uop

Mem-Reg Mov (load) 1 uop


Mem-Reg ALU (load + op) 2 uops

Reg-Mem Mov (store) 2 uops (st addr, st data)

Reg-Mem ALU (Id + op + st) 4 uops

Complex instructions translate into more uops

## Out-of-order core: ROB + RS



Reorder Buffer (ROB):

- Holds all "not yet retired" instructions
- 40 ordered entries (cyclic array)
- Retired in-order
- It's possible some instruction already executed (their result known), but cannot be retired since
  - still have speculative status
  - and/or are waiting for previous instructions to retire in order


### Reservation Stations (RS):

- Holds "not yet executed" instructions
- 20 entries (subset of ROB)
- Up to 4 simultaneous ops can get in and out of RS simultaneously


#### After execution

 Results written to both ROB & possibly to RS (when source of other instructions)

## **Out-of-order core: execution units**



## **Out-of-order core: execution units**



## **RAT & ALLOC**

- There are ≤ 4 new uops/cyc; for each such uop
  - Perform register allocation & renaming. Specifically...
- For each new uop, use RAT (Register Alias Table) to
  - Source reg(s): map arch reg(s) to physical reg(s)
    - arch reg => latest phys reg that updated arch reg
  - Target reg: (1) allocate new phys reg; (2) update RAT accordingly
    - Now arch reg points to newly allocated phys reg (for next time)

RAT:

arch reg	phys reg#	location
EAX	0	RRF
EBX	19	ROB
ECX	23	ROB

- The Allocator (Alloc)
  - Assigns each uop with new ROB & RS entries
  - Write up the matching phys regs to RS (along with the rest of the uop)
  - Allocate Load & Store buffers in the MOB (for load & store ops)

## Reorder buffer (ROB)

- Holds 40 uops which are "not yet committed"
  - Same order as program (cyclic array)
  - Provides large physical register space for reg renaming
  - A physical register is actually an item within a matching ROB entry
    - phys reg number = ROB entry number
    - phys reg = uop's target destination (there's always exactly one)
    - > phys regs buffer the execution results until retirement

#entry	entryValid	dataValid	data (physical reg)	arch target reg
0	1	1	12H	EBX
1	1	1	33H	ECX
2	1	0	XXX	ESI
39	0	0	XXX	XXX

Valid data is set after uop executed (& result written to physical reg)

## RRF – real register file

- Holds the Architectural Register File
  - Architectural registers are numbered: 0 = EAX, 1 = EBX, ...
  - This is "the state" of the chip (can't roll back)
- The value of an architectural register
  - Is the value written to it by the last committed uop (which writes to that reg)
  - So long as we don't change the RRF, we don't change the state

RRF:

#entry	Arch Reg Data
0 (EAX)	9AH
1 (EBX)	F34H

## **Uop flow through the ROB**

- Uops are entered in order (there's a head and a tail)
  - Registers renamed by the entry #

#### Once assigned

Execution order unimportant, only dependencies

#### After execution:


- Entries marked "executed" (dataValid=1) & wait for retirement
- Retirement occurs once all prior instruction have retired
- => Commit architectural state only after speculation was resolved


#### Retirement


- Detect exceptions and misprediction
  - Branch result might impact uops down the road
  - ➤ Initiate repair to get machine back on track
- Update "real" regs (in RRF) with value of renamed (phys) regs
- Update memory
- Clear ROB entry


## Reservation station (RS)


- Pool of all "not yet executed" uops
  - Holds the uop code & source data (until it is dispatched=scheduled)
- When a uop is allocated in RS, operand values are updated
  - If operand is arch reg => value taken from the RRF
  - If operand is phys reg (with dataValid =1) => value taken from ROB
  - If operand is phys reg (with dataValid=0) => wait for value
- The RS maintains operands status "ready / not-ready"
  - Each cycle, executed uops make more operands "ready"
    - > RS arbitrates WB busses between exe units
    - RS monitors WB bus to capture data needed by waiting uops
    - Data can bypass directly from WB bus to exe unit (like we've seen)
  - Uops whose operands are ready (all of them) can be dispatched
    - Dispatcher chooses which ready uop to execute next
    - Dispatcher sends chosen uops to appropriate functional units
    - > (Of course, need said appropriate functional units to be vacant)











Computer Architecture 2012 - out-of-order execution

