Multiple Cycle Machine FRE 2

將指定分解成一連串的步馬舉 每个步馬舉花一个 clock cycle time 執行

執行時間長的步馬率越多⇒ clock cycle多

- ⇒ 以最長 Step 1故 為 Multiple Cycle Machine 白 Clock Cycle Time
- 八 Step fo Step 問執行時問越接近[平衡] 越好 (t.) 割得越平衡越好)
- ⇒ 規定・一个 Step 兄能用-个主要功能 単元 (*9 Reg., I.M. D.M., ALV., ADDER)

MIPS 多指变的 Step fo CPI

Step 只要分為: 1 IF (instruction fetch): 指取指定, PC+4 (用到IM)

- 2. ID & RF (instruction decode & register fetch): 解码指定,抓暂存器内容 (用到 Reg)
- 3. ALU Operation: ALU 運算,算記憶件位士止(用到ALU)
- 4. MA:記憶体資料存取 (用到DM)
- 5. WB | Write Back): 特厘算结果容为 Register file 【用到 Reg.]

Instruction	ΙF	ID RF	£χ	MA	W B	CPI
R-type	V	V	V		V	4
lw	V	V	V	V	V	5
SW	V	~	V	V		4
beg	V	V	V			3
j	V	V	V			3

Multiple Cycle Machine 效為是

- · 求出各个指金的CPI;
- a. 利用各類指令freg, 算出平均CPI
- 3. 沃定出 clock cycle time
- 4. 算出平均指定的 Exe Time

Single-cycle machines

- Each instruction takes a single clock cycle
- All state updates made at the end of an instruction's execution
- Big disadvantage: The slowest instruction determines cycle time \rightarrow long clock cycle time

Multi-cycle machines

- Instruction processing broken into multiple cycles/stages
- State updates can be made during an instruction's execution
- Architectural state updates made only at the end of an instruction's
- Advantage over single-cycle: The slowest "stage" determines cycle time

Single-cycle machine:

- Control signals are generated in the same clock cycle as the one during which data signals are operated on
- Everything related to an instruction happens in one clock cycle (serialized processing)

Multi-cycle machine:

- Control signals needed in the next cycle can be generated in the current cycle
- Latency of control processing can be overlapped with latency of datapath operation (more parallelism)

Multi-Cycle Microarchitectures

- Goal: Let each instruction take (close to) only as much time it really needs
- Idea
 - Determine clock cycle time independently of instruction processing time
 - Each instruction takes as many clock cycles as it needs to take
 - Multiple state transitions per instruction
 - The states followed by each instruction is different

Multi-Cycle Microarchitecture

AS = Architectural (programmer visible) state at the beginning of an instruction

Step 1: Process part of instruction in one clock cycle

Step 2: Process part of instruction in the next clock cycle



AS' = Architectural (programmer visible) state at the end of a clock cycle

A immediate state 存在

Benefits of Multi-Cycle Design

- Critical path design
 - Can keep reducing the critical path independently of the worstcase processing time of any instruction
- Bread and butter (common case) design
 - Can optimize the number of states it takes to execute "important" instructions that make up much of the execution time
- Balanced design
 - No need to provide more capability or resources than really needed
 - An instruction that needs resource X multiple times does not require multiple X's to be implemented
 - Leads to more efficient hardware: Can reuse hardware components needed multiple times for an instruction

A Basic Multi-Cycle Microarchitecture

- Instruction processing cycle divided into "states"
 - A stage in the instruction processing cycle can take multiple states
- A multi-cycle microarchitecture sequences from state to state to process an instruction
 - The behavior of the machine in a state is completely determined by control signals in that state
- The behavior of the entire processor is specified fully by a finite state machine
- In a state (clock cycle), control signals control two things:
 - How the datapath should process the data
 - How to generate the control signals for the next clock cycle
- What limitations do you see with the multi-cycle design?
- Limited concurrency
 - Some hardware resources are idle during different phases of instruction processing cycle
 - "Fetch" logic is idle when an instruction is being "decoded" or "executed"
 - Most of the datapath is idle when a memory access is happening

Can We Use the Idle Hardware to Improve Concurrency?

- Goal: Concurrency → throughput (more "work" completed in one cycle)
- Idea: When an instruction is using some resources in its processing phase, process other instructions on idle resources not needed by that instruction
- E.g., when an instruction is being decoded, fetch the next instruction
- E.g., when an instruction is being executed, decode another instruction
- E.g., when an instruction is accessing data memory (ld/st), execute the next instruction
- E.g., when an instruction is writing its result into the register file, access data memory for the next instruction

Microprogrammed Multi-Cycle uArch

- Key Idea for Realization
 - One can implement the "process instruction" step as a finite state machine that sequences between states and eventually returns back to the "fetch instruction" state
 - A state is defined by the control signals asserted in it
 - Control signals for the next state determined in current state

Question: why not generate control signals for the current cycle in the current cycle?

- This will lengthen the clock cycle
- Why would it lengthen the clock cycle?

