18-447

Computer Architecture Lecture 4: ISA Tradeoffs (Continued) and MIPS ISA

Prof. Onur Mutlu
Kevin Chang
Carnegie Mellon University
Spring 2015, 1/21/2015

Agenda for Today

- Finish off ISA tradeoffs
- A quick tutorial on MIPS ISA
- Upcoming schedule:
 - Lab 1.5 & 2 are out today
 - Friday (1/23): Lab 1 due
 - Friday (1/23): Recitation
 - Wednesday (1/28): **HW 1** due

Upcoming Readings

- Next week (Microarchitecture):
 - P&H, Chapter 4, Sections 4.1-4.4
 - P&P, revised Appendix C LC3b datapath and microprogrammed operation

Last Lecture Recap

- Instruction processing style
 - □ 0, 1, 2, 3 address machines
- Elements of an ISA
 - Instructions, data types, memory organizations, registers, etc
- Addressing modes
- Complex (CISC) vs. simple (RISC) instructions
- Semantic gap
- ISA translation

ISA-level Tradeoffs: Instruction Length

- Fixed length: Length of all instructions the same
 - + Easier to decode single instruction in hardware
 - + Easier to decode multiple instructions concurrently
 - -- Wasted bits in instructions (Why is this bad?)
 - -- Harder-to-extend ISA (how to add new instructions?)
- Variable length: Length of instructions different (determined by opcode and sub-opcode)
 - + Compact encoding (Why is this good?)
 Intel 432: Huffman encoding (sort of). 6 to 321 bit instructions. How?
 - -- More logic to decode a single instruction
 - -- Harder to decode multiple instructions concurrently

Tradeoffs

- Code size (memory space, bandwidth, latency) vs. hardware complexity
- ISA extensibility and expressiveness vs. hardware complexity
- Performance? Energy? Smaller code vs. ease of decode

ISA-level Tradeoffs: Uniform Decode


- Uniform decode: Same bits in each instruction correspond to the same meaning
 - Opcode is always in the same location
 - Ditto operand specifiers, immediate values, ...
 - Many "RISC" ISAs: Alpha, MIPS, SPARC
 - + Easier decode, simpler hardware
 - + Enables parallelism: generate target address before knowing the instruction is a branch
 - -- Restricts instruction format (fewer instructions?) or wastes space

Non-uniform decode


- E.g., opcode can be the 1st-7th byte in x86
- + More compact and powerful instruction format
- -- More complex decode logic

x86 vs. Alpha Instruction Formats

x86:



Alpha:



MIPS Instruction Format

R-type, 3 register operands



I-type, 2 register operands and 16-bit immediate operand

opcode	rs	rt	immediate	I-type
6-bit	5-bit	5-bit	16-bit	, ,

J-type, 26-bit immediate operand

opcode	immediate	J-type
6-bit	26-bit	. , ,

- Simple Decoding
 - 4 bytes per instruction, regardless of format
 - must be 4-byte aligned (2 lsb of PC must be 2b'00)
 - format and fields easy to extract in hardware

R-type

ARM

Cond	0	0	I	C	po	cod	le	s	Rn		Rd							Op	oer	an	d 2		Data Processing / PSR Transfer
Cond	0	0	0	0	0	0	Α	s	Rd	Γ	F	'n			F	s		1	0	0	1	Rm	Multiply
Cond	0	0	0	0	1	U	Α	s	RdHi		Ro	Lo			F	ln		1	0	0	1	Rm	Multiply Long
Cond	0	0	0	1	0	В	0	0	Rn		R	ld		0	0	0	0	1	0	0	1	Rm	Single Data Swap
Cond	0	0	0	1	0	0	1	0	1 1 1 1	1	1	1	1	1	1	1	1	0	0	0	1	Rn	Branch and Exchange
Cond	0	0	0	Р	U	0	w	L	Rn		R	ld		0	0	0	0	1	s	Н	1	Rm	Halfword Data Transfer: register offset
Cond	0	0	0	Р	U	1	w	L	Rn		R	ld			С	ffs	et	1	s	Н	1	Offset	Halfword Data Transfer: immediate offset
Cond	0	1	ī	Р	U	В	w	L	Rn	Γ	F	d							Off	se	t		Single Data Transfer
Cond	0	1	1		_																1		Undefined
Cond	1	0	0	Р	U	s	w	L	Rn						ı	Re	gist	er	Lis	t	_		Block Data Transfer
Cond	1	0	1	L		_	_	_		_		(Off	set	t								Branch
Cond	1	1	0	Р	U	N	w	L	Rn		CI	Rd			C	P#					Off	set	Coprocessor Data Transfer
Cond	1	1	1	0	(Р	Or	С	CRn		CI	Rd			C	P#			CF	•	0	CRm	Coprocessor Data Operation
Cond	1	1	1	0	CF	PC	pc	L	CRn		R	ld			CI	Р#			CF	•	1	CRm	Coprocessor Register Transfer
Cond	1	1	1	1						lgı	nor	ed	by	pr	ОС	es	sor						Software Interrupt

A Note on Length and Uniformity

- Uniform decode usually goes with fixed length
- In a variable length ISA, uniform decode can be a property of instructions of the same length
 - It is hard to think of it as a property of instructions of different lengths

A Note on RISC vs. CISC

Usually, ...

RISC

- Simple instructions
- Fixed length
- Uniform decode
- Few addressing modes

CISC

- Complex instructions
- Variable length
- Non-uniform decode
- Many addressing modes

ISA-level Tradeoffs: Number of Registers

Affects:

- Number of bits used for encoding register address
- Number of values kept in fast storage (register file)
- (uarch) Size, access time, power consumption of register file
- Large number of registers:
 - + Enables better register allocation (and optimizations) by compiler → fewer saves/restores
 - -- Larger instruction size
 - -- Larger register file size

ISA-level Tradeoffs: Addressing Modes


- Addressing mode specifies how to obtain an operand of an instruction
 - Register
 - Immediate
 - Memory (displacement, register indirect, indexed, absolute, memory indirect, autoincrement, autodecrement, ...)

More modes:

- + help better support programming constructs (arrays, pointerbased accesses)
- -- make it harder for the architect to design
- -- too many choices for the compiler?
 - Many ways to do the same thing complicates compiler design
 - Wulf, "Compilers and Computer Architecture," IEEE Computer 1981

x86 vs. Alpha Instruction Formats

x86:



Alpha:

31 26	25 21	20 16	15	5 4 (<u>)</u>
Opcode			PALcode Format		
Opcode	RA		Disp	Branch Format	
Opcode	RA	RB	Disp	Memory Format	
Opcode	RA	RB	Function	RC	Operate Format

Table 2-2. 32-Bit Addressing Forms with the ModR/M Byte

	10016 2-2	. 52-1	אונ אטט	1622111	g i oili	13 WILL	tile i	10011/1	Dyte		
x86	r8(/r) r16(/r) r32(/r) mm(/r) xmm(/r) (In decimal) /digit (Opcode) (In binary) REG = Effective Address Mod R/M			AL AX EAX MMO XMMO 0 0	CL CX ECX MM1 XMM1 1 001	DL DX EDX MM2 XMM2 2 010	BL BX EBX MM3 XMM3 3 011	AH SP ESP MM4 XMM4 4 100	CH BP EBP MM5 XMM5 5 101	DH SI ESI MM6 XMM6 6 110	BH DI EDI MM7 XMM7 7 111
	Effective Address	Mod	R/M		Value	of Mod	IR/M By	yte (in l	Hexade	cimal)	
register indirect	[EAX] [ECX] [EDX] [EBX] [][] ¹ disp32 ² [ESI] Memo	00 ry	000 001 010 011 100 101 110	00 01 02 03 04 05 06 07	08 09 0A 0B 0C 0D 0E 0F	10 11 12 13 14 15 16	18 19 1A 1B 1C 1D 1E	20 21 22 23 24 25 26 27	28 29 2A 2B 2C 2D 2E 2F	30 31 32 33 34 35 36 37	38 39 3A 3B 3C 3D 3E 3F
SIB +	[EAX]+disp8 ³ [ECX]+disp8 [EDX]+disp8 [EBX]+disp8 [][]+disp8 [EBP]+disp8 [ESI]+disp8 [EDI]+disp8	01	000 001 010 011 100 101 110 111	40 41 42 43 44 45 46 47	48 49 4A 4B 4C 4D 4E 4F	50 51 52 53 54 55 56 57	58 59 5A 5B 5C 5D 5E 5F	60 61 62 63 64 65 66	68 69 6A 6B 6C 6D 6E 6F	70 71 72 73 74 75 76 77	78 79 7A 7B 7C 7D 7E 7F
displacement register +	[EAX]+disp32 [ECX]+disp32 [EDX]+disp32 [EBX]+disp32 [][]+disp32 [EBP]+disp32 [ESI]+disp32 [EDI]+disp32	10	000 001 010 011 100 101 110	80 81 82 83 84 85 86 87	88 89 8A 8B 8C 8D 8E 8F	90 91 92 93 94 95 96 97	98 99 9A 9B 9C 9D 9E 9F	A0 A1 A2 A3 A4 A5 A6 A7	A8 A9 AA AB AC AD AE AF	B0 B1 B2 B3 B4 B5 B6 B7	B8 B9 BA BB BC BD BE BF
displacement register	EAX/AX/AL/MM0/XMM0 PECX/CX/CL/MM/XMM1 EDX/DX/DL/MM2/XMM2 EBX/BX/BL/MM3/XMM3 ESP/SP/AH/MM4/XMM4 EBP/BP/CH/MM5/XMM5 ESI/SI/DH/MM6/XMM6 EDI/DI/BH/MM7/XMM7	11	000 001 010 011 100 101 110	CO C1 C2 C3 C4 C5 C6 C7	C8 C9 CA CB CC CD CE CF	D0 D1 D2 D3 D4 D5 D6 D7	D8 D9 DA DB DC DD DE DF	E0 E1 E2 E3 E4 E5 E6 E7	E8 E9 EA EB EC ED EE EF	F0 F1 F2 F3 F4 F5 F6 F7	F8 F9 FA FB FC FD FE FF
		- 4 -									

NOTES: Register

- 1. The [--][--] nomenclature means a SIB follows the ModR/M byte.
- The disp32 nomenclature denotes a 32-bit displacement that follows the ModR/M byte (or the SIB byte if one is present) and that is added to the index.
- The disp8 nomenclature denotes an 8-bit displacement that follows the ModR/M byte (or the SIB byte if one is present) and that is sign-extended and added to the index.

Table 2-3 is organized to give 256 possible values of the SIB byte (in hexadecimal).

x86

indexed

(base +

index)

Table 2-3. 32-Bit Addressing Forms with the SIB Byte

		I d D l e	-5. 52	DIL AU	oressin	y i oiiii	2 MILLI	tile SID	Dyte		
	r32 (In decimal) Base = (In binary) Base =			EAX 0 000	ECX 1 001	EDX 2 010	EBX 3 011	ESP 4 100	[*] 5 101	ESI 6 110	EDI 7 111
٠	Scaled Index	SS	Index		Va	alue of S	SIB Byte	(in Hex	adecima	al)	
	(EAX) (ECX) (EDX) (EBX) (EBP) (ESI) (EDI)	00	000 001 010 011 100 101 110 111	00 08 10 18 20 28 30 38	01 09 11 19 21 29 31 39	02 0A 12 1A 22 2A 32 3A	03 0B 13 1B 23 2B 33 3B	04 0C 14 1C 24 2C 34 3C	05 0D 15 1D 25 2D 35 3D	06 0E 16 1E 26 2E 36 3E	07 0F 17 1F 27 2F 37 3F
	[EAX*2] [ECX*2] [EDX*2] [EBX*2] none [EBP*2] [ESI*2] [EDI*2]	01	000 001 010 011 100 101 110 111	40 48 50 58 60 68 70 78	41 49 51 59 61 69 71 79	42 4A 52 5A 62 6A 72 7A	43 4B 53 5B 63 6B 73 7B	44 40 54 50 64 60 74 70	45 4D 55 5D 65 6D 75 7D	46 4E 56 5E 66 6E 76 7E	47 4F 57 5F 67 6F 77 7F
	[EAX*4] ECX*4] EDX*4] [EBX*4] none [EBP*4] ESI*4] [EDI*4]	10	000 001 010 011 100 101 110 111	80 88 90 98 A0 A8 B0 B8	81 89 91 89 A1 A9 B1 B9	82 8A 92 9A A2 AA B2 BA	83 8B 93 9B A3 AB B3 BB	84 8C 94 9C A4 AC B4 BC	85 8D 95 9D A5 AD B5 BD	86 8E 96 9E A6 AE B6 BE	87 8F 97 9F A7 AF B7 BF
	[EAX*8] ECX*8] EDX*8] [EBX*8] none [EBP*8] [ESI*8] [EDI*8]	11	000 001 010 011 100 101 110 111	080808C8	C1 C9 D1 D9 E1 E9 F1 F9	C2 CA DA DA EA FA	08080808 80908 80908 80908 80	C4 CC4 CC4 CC4 CC4 CC4 CC4 CC4	56565656	666666666	77 67 67 67 67 67 67 67

scaled (base + index*4)

NOTES:

MOD bits Effective Address

- 00 [scaled index] + disp32
- 01 [scaled index] + disp8 + [EBP]
- 10 [scaled index] + disp32 + [EBP]

The [*] nomenclature means a disp32 with no base if the MOD is 00B. Otherwise, [*] means disp8
or disp32 + [EBP]. This provides the following address modes:

X86 SIB-D Addressing Mode




Figure 3-11. Offset (or Effective Address) Computation

x86 Manual Vol. 1, page 3-22 -- see course resources on website Also, see Section 3.7.3 and 3.7.5

X86 Manual: Suggested Uses of Addressing Modes

The following addressing modes suggest uses for common combinations of address components.

- **Displacement** A displacement alone represents a direct (uncomputed) offset to the operand. Because the displacement is en Static address in, this form of an address is sometimes called an absolute or static address. It is commonly used to access a statically allocated scalar operand.
- Base A base all Dynamic storage offset to the operand. Since the value in the base register can of variables and data structures.
- Base + Displacement A base register and a displacement can be used together for two distinct purposes:
 - As an index into an array when the element size is not 2, 4, or 8 bytes—The displacement component encodes the static offset to the beginning of the array. The bad determine the offset to a specific element within the array.

 Arrays
 - To access a field of a record: the base register holds the address of the beginning of the record, while the
 displacement is a static offset to the field.

An important special case of this combination is access to param reduced activation record. A procedure activation record is the stack frame created when a procedure is entered. Here, the EBP register is the best choice for the base register, because it automatically selects the stack segment. This is a compact encoding for this common function.

x86 Manual Vol. 1, page 3-22 -- see course resources on website Also, see Section 3.7.3 and 3.7.5

X86 Manual: Suggested Uses of Addressing Modes

- (Index * Scale) + Displacement This address mode offers an efficient way
 to index into a static array when the element size is 2, 4, or 8 bytes. The
 displacement locates the
 Static arrays w/ fixed-size elements
 holds the
 subscript of the desired array element, and the processor automatically converts
 the subscript into an index by applying the scaling factor.
- Base + Index + Displacement Using two registers together supports either
 a two-dimensional art 2D arrays accement holds the address of the beginning of
 the array) or one of several materices of an array of records (the displacement is
 an offset to a field within the record).
- Base + (Index * Scale) + Displacement Using all the addressing components together 2D arrays and indexing of a two-dimensional array when the elements of the addressing or 8 bytes in size.

x86 Manual Vol. 1, page 3-22 -- see course resources on website Also, see Section 3.7.3 and 3.7.5

Other Example ISA-level Tradeoffs

- Condition codes vs. not
- VLIW vs. single instruction
- Precise vs. imprecise exceptions
- Virtual memory vs. not
- Unaligned access vs. not
- Hardware interlocks vs. software-guaranteed interlocking
- Software vs. hardware managed page fault handling
- Cache coherence (hardware vs. software)
- _ ...


Back to Programmer vs. (Micro)architect

- Many ISA features designed to aid programmers
- But, complicate the hardware designer's job
- Virtual memory
 - vs. overlay programming
 - Should the programmer be concerned about the size of code blocks fitting physical memory?
- Addressing modes
- Unaligned memory access
 - Compiler/programmer needs to align data

MIPS: Aligned Access

MSB byte-3		byte-2	byte-1	byte-0	LSB
	byte-7	byte-6	byte-5	byte-4	

- LW/SW alignment restriction: 4-byte word-alignment
 - not designed to fetch memory bytes not within a word boundary
 - not designed to rotate unaligned bytes into registers
- Provide separate opcodes for the "infrequent" case



- LWL/LWR is slower
- Note LWL and LWR still fetch within word boundary

X86: Unaligned Access

- LD/ST instructions automatically align data that spans a "word" boundary
- Programmer/compiler does not need to worry about where data is stored (whether or not in a word-aligned location)

4.1.1 Alignment of Words, Doublewords, Quadwords, and Double Quadwords

Words, doublewords, and quadwords do not need to be aligned in memory on natural boundaries. The natural boundaries for words, double words, and quadwords are even-numbered addresses, addresses evenly divisible by four, and addresses evenly divisible by eight, respectively. However, to improve the performance of programs, data structures (especially stacks) should be aligned on natural boundaries when ever possible. The reason for this is that the processor requires two memory accesses to make an unaligned memory access; aligned accesses require only one memory access. A word or doubleword operand that crosses a 4-byte boundary or a quadword operand that crosses an 8-byte boundary is considered unaligned and requires two separate memory bus cycles for access.

X86: Unaligned Access




Figure 4-2. Bytes, Words, Doublewords, Quadwords, and Double Quadwords in Memory

What About ARM?

- https://www.scss.tcd.ie/~waldroj/3d1/arm_arm.pdf
 - Section A2.8

Aligned vs. Unaligned Access

Pros of having no restrictions on alignment

Cons of having no restrictions on alignment

Filling in the above: an exercise for you...



18-447 MIPS ISA

James C. Hoe Dept of ECE, CMU



MIPS R2000 Program Visible State

Program Counter

32-bit memory address of the current instruction

M[0]
M[1]
M[2]
M[3]
M[4]
M[N-1]

Note	r0=0	
r1		
r2		

General Purpose Register File 32 32-bit words named r0...r31

Memory

2³² by 8-bit locations (4 Giga Bytes)

32-bit address

(there is some magic going on)



Data Format

- Most things are 32 bits
 - instruction and data addresses
 - signed and unsigned integers
 - just bits
- Also 16-bit word and 8-bit word (aka byte)
- Floating-point numbers
 - IEEE standard 754
 - float: 8-bit exponent, 23-bit significand
 - double: 11-bit exponent, 52-bit significand

ISR



Big Endian vs. Little Endian

(Part I, Chapter 4, Gulliver's Travels)

◆ 32-bit signed or unsigned integer comprises 4 bytes

MSB —					LSB
(most significant)	*8-bit	8-bit	8-bit	8-bit	(least significant)
(most significant)					(130.333.07

MSR

On a byte-addressable machine

Big Endian

MSB LSB

byte 0	byte 1	byte 2	byte 3
byte 4	byte 5	byte 6	byte 7
byte 8	byte 9	byte 10	byte 11
byte 12	byte 13	byte 14	byte 15
byte 16	byte 17	byte 18	byte 19

pointer points to the big end

Little Endian

	טכועו			LJD
	byte 3	byte 2	byte 1	byte 0
	byte 7	byte 6	byte 5	byte 4
	byte 11	byte 10	byte 9	byte 8
	byte 15	byte 14	byte 13	byte 12
	byte 19	byte 18	byte 17	byte 16

pointer points to the little end

What difference does it make?

check out htonl(), ntohl() in in.h



Instruction Formats

- 3 simple formats
 - R-type, 3 register operands



- I-type, 2 register operands and 16-bit immediate

opcode	rs	rt	immediate	I-type
6-bit	5-bit	5-bit	16-bit	

- J-type, 26-bit immediate operand

opcode	immediate	J-type
6-bit	26-bit	. , ,

- Simple Decoding
 - 4 bytes per instruction, regardless of format
 - must be 4-byte aligned (2 lsb of PC must be 2b' 00)
 - format and fields readily extractable



ALU Instructions

- Assembly (e.g., register-register signed addition)
 ADD rd_{reg} rs_{reg} rt_{reg}
- Machine encoding

0	rs	rt	rd	0	ADD	R-type
6-bit	5-bit	5-bit	5-bit	5-bit	6-bit	

- Semantics
 - $GPR[rd] \leftarrow GPR[rs] + GPR[rt]$
 - $PC \leftarrow PC + 4$
- Exception on "overflow"
- Variations
 - Arithmetic: {signed, unsigned} x {ADD, SUB}
 - Logical: {AND, OR, XOR, NOR}
 - Shift: {Left, Right-Logical, Right-Arithmetic}



Reg-Reg Instruction Encoding

	20 SPECIAL function								
53	0	1	2	3	4	5	6	7	
0	SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV	
1	JR	JALR	*	*	SYSCALL	BREAK	*	SYNC	
2	MFHI	MTHI	MFLO	MTLO	DSLLVε	*	DSRLVε	DSRAVε	
3	MULT	MULTU	DIV	DIVU	DMULΤε	DMULTUε	DDIVε	DDIVUε	
4	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR	
5	*	*	SLT	SLTU	DADDε	DADDUε	DSUΒε	DSUBUε	
6	TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*	
7	DSLLε	*	DSRLε	DSRAε	DSLL32ε	*	DSRL32ε	DSRA32ε	

[MIPS R4000 Microprocessor User's Manual]



ALU Instructions

- Assembly (e.g., regi-immediate signed additions)
 ADDI rt_{reg} rs_{reg} immediate₁₆
- Machine encoding

ADDI	rs	rt	immediate
6-hit	5-hit	5-hit	16-hit

I-type

- Semantics
 - GPR[rt] ← GPR[rs] + sign-extend (immediate)
 - $PC \leftarrow PC + 4$
- Exception on "overflow"
- Variations
 - Arithmetic: {signed, unsigned} x {ADD, \$\overline{5}\overline{6}}
 - Logical: {AND, OR, XOR, LUI}



Reg-Immed Instruction Encoding

2826				Орс	ode			
3129	0	1	2	3	4	5	6	7
0	SPECIAL	REGIMM	J	JAL	BEQ	BNE	BLEZ	BGTZ
1	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	COP0	COP1	COP2	*	BEQL	BNEL	BLEZL	BGTZL
3	DADDIε	DADDIUε	LDLε	LDRε	*	*	*	*
4	LB	LH	LWL	LW	LBU	LHU	LWR	LWUε
5	SB	SH	SWL	SW	SDLε	SDRε	SWR	CACHE δ
6		LWC1	LWC2	*	LLDε	LDC1	LDC2	LDε
7	SC	SWC1	SWC2	*	SCDε	SDC1	SDC2	SDε

[MIPS R4000 Microprocessor User's Manual]



Assembly Programming 101

- Break down high-level program constructs into a sequence of elemental operations
- E.g. High-level Code

$$f = (g + h) - (i + j)$$

- Assembly Code
 - suppose f, g, h, i, j are in r_f, r_g, r_h, r_i, r_i
 - suppose r_{temp} is a free register

```
add \mathbf{r}_{\text{temp}} \mathbf{r}_{\text{g}} \mathbf{r}_{\text{h}} # \mathbf{r}_{\text{temp}} = g+h

add \mathbf{r}_{\text{f}} \mathbf{r}_{\text{i}} \mathbf{r}_{\text{j}} # \mathbf{r}_{\text{f}} = i+j

sub \mathbf{r}_{\text{f}} \mathbf{r}_{\text{temp}} \mathbf{r}_{\text{f}} # \mathbf{f} = \mathbf{r}_{\text{temp}} - \mathbf{r}_{\text{f}}
```

I-type



Load Instructions

- Assembly (e.g., load 4-byte word)
 LW rt_{reg} offset₁₆ (base_{reg})
- Machine encoding

LW	base	rt	offset	
6-bit	5-bit	5-bit	16-bit	

- Semantics
 - effective_address = sign-extend(offset) + GPR[base]
 - GPR[rt] ← MEM[translate(effective_address)]
 - $PC \leftarrow PC + 4$
- Exceptions
 - address must be "word-aligned"
 What if you want to load an unaligned word?
 - MMU exceptions

I-type



Store Instructions

- Assembly (e.g., store 4-byte word)
 SW rt_{reg} offset₁₆ (base_{reg})
- Machine encoding

SW	base	rt	offset
6-bit	5-bit	5-bit	16-bit

- Semantics
 - effective_address = sign-extend(offset) + GPR[base]
 - MEM[translate(effective_address)] ← GPR[rt]
 - $PC \leftarrow PC + 4$
- Exceptions
 - address must be "word-aligned"
 - MMU exceptions



Assembly Programming 201

E.g. High-level Code

$$A[8] = h + A[0]$$


where **A** is an array of integers (4-byte each)

- Assembly Code
 - suppose &A, h are in r_A, r_h
 - suppose r_{temp} is a free register

```
LW r_{\text{temp}} = 0 (r_{\text{A}}) # r_{\text{temp}} = A[0]
add r_{\text{temp}} r_{\text{h}} r_{\text{temp}} # r_{\text{temp}} = h + A[0]
SW r_{\text{temp}} = 32 (r_{\text{A}}) # r_{\text{temp}} = h + A[0] # r_{\text{temp}} = h + A[0]
# r_{\text{temp}} = h + A[0]
# r_{\text{temp}} = h + A[0]
# r_{\text{temp}} = h + A[0]
# r_{\text{temp}} = h + A[0]
# r_{\text{temp}} = h + A[0]
# r_{\text{temp}} = h + A[0]
# r_{\text{temp}} = h + A[0]
# r_{\text{temp}} = h + A[0]
# r_{\text{temp}} = h + A[0]
# r_{\text{temp}} = h + A[0]
# r_{\text{temp}} = h + A[0]
# r_{\text{temp}} = h + A[0]
# r_{\text{temp}} = h + A[0]
# r_{\text{temp}} = h + A[0]
# r_{\text{temp}} = h + A[0]
# r_{\text{temp}} = h + A[0]
```



Load Delay Slots



- R2000 load has an architectural latency of 1 inst*.
 - the instruction immediately following a load (in the "delay slot") still sees the old register value
 - the load instruction no longer has an atomic semantics Why would you do it this way?
- Is this a good idea? (hint: R4000 <u>redefined</u> LW to complete atomically)

^{*}BTW, notice that latency is defined in "instructions" not cyc. or sec.




Control Flow Instructions


C-Code

{ code A }
if X==Y then
 { code B }
else
 { code C }
{ code D }

Control Flow Graph



Assembly Code (linearized)



these things are called basic blocks



(Conditional) Branch Instructions

- Assembly (e.g., branch if equal)
 BEQ rs_{reg} rt_{reg} immediate₁₆
- Machine encoding

BEQ	rs	rt	immediate
6-hit	5-hit	5-hit	16-hit

I-type

- Semantics
 - target = PC₊ sign-extend(immediate) x 4

if GPR[rs]==GPR[rt] then PC ← target
 else PC ← PC + 4

- How far can you jump?
- Variations
 - BEQ, BNE, BLEZ, BGTZ

PC + 4 w/ branch delay slot

word-aligned



Jump Instructions

- AssemblyJ immediate₂₆
- Machine encoding

J	immediate	J-type	
6-bit	26-bit	•	

- Semantics
 - target = PC[31:28]x2²⁸ |_{bitwise-or} zeroextend(immediate)x4
 - PC ← target
- How far can you jump?
- Variations
 - Jump and Link
 - Jump Registers

PC + 4 w/ branch delay slot

fork

then

else

join



Assembly Programming 301

E.g. High-level Code

```
if (i == j) then
    e = g
else
    e = h
f = e
```

- Assembly Code
 - suppose e, f, g, h, i, j are in r_e, r_f, r_g, r_h, r_i, r_i

```
bne \mathbf{r_i} \mathbf{r_j} L1  # L1 and L2 are addr labels # assembler computes offset add \mathbf{r_e} \mathbf{r_g} \mathbf{r}0  # e = g  
j L2  
L1: add \mathbf{r_e} \mathbf{r_h} \mathbf{r}0  # e = h  
L2: add \mathbf{r_f} \mathbf{r_e} \mathbf{r}0  # f = e  
. . . .
```



Branch Delay Slots

- R2000 branch instructions also have an architectural latency of 1 instructions
 - the instruction immediately after a branch is always executed (in fact PC-offset is computed from the delay slot instruction)
 - branch target takes effect on the 2nd instruction

bne
$$r_i$$
 r_j L1

add r_e r_g r0

j L2

L1: add r_e r_h r0

L2: add r_f r_e r0

. . . .





Strangeness in the Semantics

Where do you think you will end up?

```
_s: j L1
j L2
j L3
```

L1: j L4 L2: j L5

L3: foo L4: bar L5: baz



Function Call and Return

- Jump and Link: JAL offset₂₆
 - return address = PC + 8
 - target = PC[31:28]x2²⁸ |_{bitwise-or} zero-extend(immediate)x4
 - PC ← target
 - GPR[r31] ← return address

On a function call, the callee needs to know where to go back to afterwards

- Jump Indirect: JR rs_{reg}
 - target = GPR [rs]
 - PC ← target

PC-offset jumps and branches always jump to the same target every time the same instruction is executed Jump Indirect allows the same instruction to jump to any location specified by rs (usually r31)



Assembly Programming 401

```
Caller

... code A ...

JAL _myfxn

... code C ...

JAL _myfxn

... code D ...
```

```
Callee
_myfxn: ... code B ...
JR r31
```

- $lack \longrightarrow$ call $lack B \rightarrow$ return $lack C \rightarrow$ call $lack B \rightarrow$ return $lack D \dots$
- How do you pass argument between caller and callee?
- ◆ If A set r10 to 1, what is the value of r10 when B returns to C?
- What registers can B use?
- ♦ What happens to r31 if B calls another function



Caller and Callee Saved Registers

- Callee-Saved Registers
 - Caller says to callee, "The values of these registers should not change when you return to me."
 - Callee says, "If I need to use these registers, I promise to save the old values to memory first and restore them before I return to you."
- Caller-Saved Registers
 - Caller says to callee, "If there is anything I care about in these registers, I already saved it myself."
 - Callee says to caller, "Don't count on them staying the same values after I am done.



R2000 Register Usage Convention

r0: always 0

r1: reserved for the assembler

r2, r3: function return values

◆ r4~r7: function call arguments

r8~r15: "caller-saved" temporaries

r16~r23 "callee-saved" temporaries

r24~r25 "caller-saved" temporaries

r26, r27: reserved for the operating system

r28: global pointer


r29: stack pointer

r30: callee-saved temporaries

r31: return address



R2000 Memory Usage Convention





Calling Convention

- caller saves caller-saved registers
- caller loads arguments into r4~r7
- 3. caller jumps to callee using JAL
- 4. callee allocates space on the stack (dec. stack pointer)
- callee saves callee-saved registers to stack (also r4~r7, old r29, r31)

...... body of callee (can "nest" additional calls)

- 6. callee loads results to r2, r3
- 7. callee restores saved register values
- JR r31
- e. caller continues with return values in r2, r3

• • • • • • •

pilogue



To Summarize: MIPS RISC

- Simple operations
 - 2-input, 1-output arithmetic and logical operations
 - few alternatives for accomplishing the same thing
- Simple data movements
 - ALU ops are register-to-register (need a large register file)
 - "Load-store" architecture
- Simple branches
 - limited varieties of branch conditions and targets
- Simple instruction encoding
 - all instructions encoded in the same number of bits
 - only a few formats

Loosely speaking, an ISA intended for compilers rather than assembly programmers