### **GPU Programming**

Performance Considerations

Miaoqing Huang University of Arkansas

#### **Outline**

**Control Flow Divergence** 

**Memory Coalescing** 

**Shared Memory Bank Conflicts** 

**Occupancy** 

**Loop Unrolling** 

**Kernel Launch Overhead** 

#### **Outline**

#### **Control Flow Divergence**

**Memory Coalescing** 

**Shared Memory Bank Conflicts** 


**Occupancy** 


Loop Unrolling

**Kernel Launch Overhead** 

#### **Control Flow**

- Instructions are issued per 32 threads (warp)
- Divergent branches:
  - Threads within a single warp take different paths
    - ▶ if-else,...
  - Different execution paths within a warp are serialized
- Different warps can execute different code





Line up the row with larger y and z coordinates after those with lower ones

#### Partition the threads into warps

#### Partition the threads into warps

T <sub>0,0</sub>	T <sub>1,0</sub>	T <sub>2,0</sub>	T <sub>3,0</sub>	T <sub>4,0</sub>	T <sub>5,0</sub>	T <sub>6,0</sub>	T <sub>7,0</sub>
T <sub>0,1</sub>	T <sub>1,1</sub>	T <sub>2,1</sub>	T <sub>3,1</sub>	T <sub>4,1</sub>	T <sub>5,1</sub>	T <sub>6,1</sub>	T <sub>7,1</sub>
T <sub>0,2</sub>	T <sub>1,2</sub>	T <sub>2,2</sub>	T <sub>3,2</sub>	T <sub>4,2</sub>	T <sub>5,2</sub>	T <sub>6,2</sub>	T <sub>7,2</sub>
T <sub>0,3</sub>	T <sub>1,3</sub>	T <sub>2,3</sub>	T <sub>3,3</sub>	<b>T</b> <sub>4,3</sub>	T <sub>5,3</sub>	T <sub>6,3</sub>	T <sub>7,3</sub>
T <sub>0,4</sub>	T <sub>1,4</sub>	T <sub>2,4</sub>	T <sub>3,4</sub>	T <sub>4,4</sub>	T <sub>5,4</sub>	T <sub>6,4</sub>	T <sub>7,4</sub>
T <sub>0,4</sub>							
	T <sub>1,5</sub>	T <sub>2,5</sub>	T <sub>3,5</sub>	<b>T</b> <sub>4,5</sub>	T <sub>5,5</sub>	T <sub>6,5</sub>	T <sub>7,5</sub>

#### Avoid diverging within a warp Example with divergence

```
if (threadIdx.x > 2) {
     ...
}
else {
     ...
}
```

► Branch granularity < warp size

### Avoid diverging within a warp Example with divergence

```
if (threadIdx.x > 2) {
     ...
}
else {
     ...
}
```

► Branch granularity < warp size

#### **Example without divergence**

```
if ((threadIdx.x / WARP_SIZE) > 2) {
     ...
}
else {
     ...
}
```


Branch granularity is a whole multiple of warp size

#### **Example: Divergent Iteration**

```
__global__ void per_thread_sum(int *indices, float *data, float *sums)
{
    ...
    // number of loop iterations is data dependent
    for(int j=indices[i]; j<indices[i+1]; j++) {
        sum += data[j];
    }
    sums[i] = sum;
}</pre>
```

- A single thread can drag a whole warp with it for a long time
- Know your data patterns
  - If data is unpredictable, try to flatten peaks by letting threads work on multiple data items

#### **Execution of the Sum Reduction Kernel**



#### **Outline**

**Control Flow Divergence** 

#### **Memory Coalescing**

**Shared Memory Bank Conflicts** 


**Occupancy** 

Loop Unrolling

**Kernel Launch Overhead** 


#### **Memory Coalescing**

- Off-chip memory is accessed in chunks
  - Even if you read only a single word
  - If you don't use whole chunk, bandwidth is wasted
- Chunks are aligned to multiples of 32, 64, 128 bytes



#### **Memory Coalescing**

- Off-chip memory is accessed in chunks
  - Even if you read only a single word
  - If you don't use whole chunk, bandwidth is wasted
- Chunks are aligned to multiples of 32, 64, 128 bytes




#### **Coalesced Access to Global Memory**

- How is the global memory access of the threads in a warp coalesced?
  - ► On Fermi/Kepler GPUs, global memory loads and stores by threads of a warp (i.e., 32 threads) are coalesced
- How is the coalesced memory access aligned into segments?
  - ► The segment size is 128 Bytes if the data are cached in both L1 and L2
- ► Thread blocks are partitioned into warps based on thread indices
  - Each warp contains threads of consecutive and increasing thread IDs with the first warp containing thread 0


#### **Simple Memory Access Pattern**

- Coalesced access in which all threads but a few access the words in a segment
  - Not all threads in a warp need to access the memory
  - ▶ The access by threads can be permuted




#### **Misaligned Access Pattern**

Misaligned sequential addresses that fall within two 128-byte segments




#### **Misaligned Access Pattern**

Misaligned sequential addresses that fall within two 128-byte segments





#### **Misaligned Access Pattern**

Misaligned sequential addresses that fall within two 128-byte segments





- Directly access data from global memory
  - ▶ Each thread reads one row of Md and one column of Nd







- Directly access data from global memory
  - ► Each thread reads one row of Md and one column of Nd







- Directly access data from global memory
  - ► Each thread reads one row of Md and one column of Nd







- Directly access data from global memory
  - ► Each thread reads one row of Md and one column of Nd







- Directly access data from global memory
  - ▶ Each thread reads one row of Md and one column of Nd







- Directly access data from global memory
  - ▶ Each thread reads one row of Md and one column of Nd







- Directly access data from global memory
  - ▶ Each thread reads one row of Md and one column of Nd







- Directly access data from global memory
  - ▶ Each thread reads one row of Md and one column of Nd







- Directly access data from global memory
  - ▶ Each thread reads one row of Md and one column of Nd







- Directly access data from global memory
  - ▶ Each thread reads one row of Md and one column of Nd







- Directly access data from global memory
  - ▶ Each thread reads one row of Md and one column of Nd







- Directly access data from global memory
  - ▶ Each thread reads one row of Md and one column of Nd







- Directly access data from global memory
  - ▶ Each thread reads one row of Md and one column of Nd







# Coalesced access to a matrix





#### Uncoalesced access to a matrix






## **Use Shared Memory to Improve Coalescing** Original Access Pattern Copy into shared memory Tiled Access Perform Pattern


multiplication with data in shared memory

Aligned Accesses
Aligned accesses (sequential/ non- sequential)




#### **Aligned Accesses**

Aligned accesses (sequential/ non- sequential)




#### **Misaligned Accesses**

Mis-aligned accesses (sequential/non-sequential)




#### **Misaligned Accesses**

Mis-aligned accesses (sequential/non-sequential)



# **Matrix Multiplication Using Multiple Blocks with Tile**



# Matrix Multiplication Kernel Using Multiple Blocks with Tile

```
global void MatrixMulKernel(float* Md. float* Nd. float* Pd. int width)

    shared float Mds[TILE WIDTH][TILE WIDTH];

    shared float Nds[TILE WIDTH][TILE WIDTH];

 int bx = blockIdx.x; int by = blockIdx.y;

    int tx = threadIdx.x; int tv = threadIdx.v;

// Identify the row and column of the Pd element to work on
5. int Row = bv * TILE WIDTH + tv;
6. int Col = bx * TILE WIDTH + tx;
7. float Pvalue = 0:
// Loop over the Md and Nd tiles required to compute the Pd element
8. for (int m = 0; m < Width/TILE WIDTH; ++m) {
// Collaborative loading of Md and Nd tiles into shared memory
9.
      Mds[tv][tx] = Md[Row*Width + (m*TILE WIDTH + tx)];
      Nds[tv][tx] = Nd[(m*TILE WIDTH + tv)*Width + Col];
      __syncthreads();
12.
     for (int k = 0; k < TILE WIDTH; ++k) {
           Pvalue += Mds[tv][k] * Nds[k][tx];
14.
       syncthreads();
15. Pd[Row*Width + Col] = Pvalue;
```

#### **Outline**

**Control Flow Divergence** 

**Memory Coalescing** 


**Shared Memory Bank Conflicts** 

**Occupancy** 

Loop Unrolling

#### **Shared Memory**

- Shared memory is banked (e.g., 32 banks)
  - Consecutive 32-bit words are in different banks
  - Simultaneous & concurrent access
    - All the threads in the same warp share the same request
- If two or more threads access the same bank but different words, get bank conflicts
  - Multiple threads access the same bank for same word no bank conflict



#### **Shared Memory Access** Threads: Banks: Threads: Banks: Threads: Banks: Banks: Banks: Banks: Threads: Threads: Threads: 10 **>=** 11 11 11-**>=** 11 **>=** 11 12 **→=** 12 12-12 13 = 13 **= 14** = 14 15 **= 15 →**= 15 15 **►=** 16 **>=** 16 16 = 16 16 **>= 17 →=** 17 17 **→=** 18 18 18 **>= 19** 19 19 **>=** 20 20 **=** 20 20 **>=** 21 21 **>=** 21 22-**→=** 22 **>=** 22 22 **>=** 22 **>=** 23 23 **>=** 23 = 24 **>=** 24 24 **>=** 24 ▶= 25 = 25 **>=** 25 25 **►**= 26 **≻=** 26 = 26 26 -= 27 27 <del>>=</del> 28 28 28 **28 >=** 28 28 29 **29** 29 30-**>=** 30 30 30 **>=** 30 30 **>=** 31 31 31 31-31

# Matrix Multiplication Kernel Using Multiple Blocks with Tile

```
global void MatrixMulKernel(float * Md, float * Nd, float * Pd, int width)
   shared float Mds[TILE WIDTH][TILE WIDTH];

    shared __float Nds[TILE_WIDTH][TILE_WIDTH];

 int bx = blockIdx.x; int by = blockIdx.y;

    int tx = threadIdx.x; int ty = threadIdx.y;

   // Identify the row and column of the Pd element to work on
5. int Row = by * TILE_WIDTH + ty;
6. int Col = bx * TILE WIDTH + tx;
7. float Pvalue = 0:
   // Loop over the Md and Nd tiles required to compute the Pd element
8. for (int m = 0; m < Width/TILE WIDTH; ++m) {
   // Collaborative loading of Md and Nd tiles into shared memory
           Mds[tv][tx] = Md[Row*Width + (m*TILE WIDTH + tx)];
9
      Nds[ty][tx] = Nd[(m*TILE WIDTH + ty)*Width + Col];
      syncthreads();
     for (int k = 0; k < TILE WIDTH; ++k) {
12.
           Pvalue += Mds[tv][k] * Nds[k][tx];
      syncthreads();
14.
15. Pd[Row*Width + Coll = Pvalue;
```

Do we have a shared memory bank conflict problem here?

#### **Outline**

**Control Flow Divergence** 

**Memory Coalescing** 


**Shared Memory Bank Conflicts** 

# **Occupancy**

**Loop Unrolling** 

# Reminder: Thread Scheduling


- SM implements zero-overhead warp scheduling
  - At any time, only a few warps are executed by SM
  - Warps whose next instruction has its inputs ready for consumption are eligible for execution
  - Eligible warps are selected for execution on a prioritized scheduling policy
  - All threads in a warp execute the same instruction when selected



# **Thread Scheduling**

- What happens if all warps are stalled?
  - No instruction issued → performance lost
- Most common reason for stalling
  - Waiting on global memory
- If your code reads global memory every couple of instructions
  - ▶ Try to maximize occupancy
- What determines occupancy?
  - Register usage per thread
    - Registers are dynamically partitioned across all blocks assigned to the SM
    - Once assigned to a block, a register is NOT accessible by threads in other blocks
    - Each thread in the same block only access registers assigned to itself
  - Shared memory per thread block


#### **Resource Limits**



- Pool of registers and shared memory per SM
  - Each thread block grabs registers & shared memory
  - ▶ If one or the other is fully utilized no more thread blocks

# How do you know what you're using?

- ► Use nvcc main.cu --ptxas-options=-v to get register & shared memory usage
- ▶ Plug those numbers into CUDA Occupancy Calculator
- How to influence how many registers you use?
  - ► Pass option -maxrregcount=X to nvcc



#### **Outline**

**Control Flow Divergence** 

**Memory Coalescing** 

**Shared Memory Bank Conflicts** 

**Occupancy** 

**Loop Unrolling** 

# **Limited Processing Bandwidth of An SM**

```
for (int k = 0; k < BLOCK_SIZE; ++K) {
    Pvalue += Ms[ty][k] * Ns[k][tx];
}</pre>
```

How many instructions are required to be carried out in each iteration?

# **Limited Processing Bandwidth of An SM**

```
for (int k = 0; k < BLOCK_SIZE; ++K) {
    Pvalue += Ms[ty][k] * Ns[k][tx];
}</pre>
```

- How many instructions are required to be carried out in each iteration?
  - ► Two floating-point arithmetic instructions
  - One loop branch instruction
  - Two address arithmetic instruction
  - One loop counter increment instruction

# **Limited Processing Bandwidth of An SM**

```
for (int k = 0; k < BLOCK_SIZE; ++K) {
    Pvalue += Ms[ty][k] * Ns[k][tx];
}</pre>
```

- How many instructions are required to be carried out in each iteration?
  - Two floating-point arithmetic instructions
  - One loop branch instruction
  - Two address arithmetic instruction
  - One loop counter increment instruction
  - ▶ Only  $\frac{1}{3}$  of the instructions executed are for real computation!!!

# **Loop Unrolling**

```
// Assume BLOCK_SIZE = 16
Pvalue = Ms[ty][0] * Ns[0][tx] + Ms[ty][1] * Ns[1][tx] + ...
+ Ms[ty][15] * Ns[15][tx];
```

- ▶ Loop branch instructions → gone
- ► Loop counter increment instructions gone
- ► Address arithmetic instructions → gone
  - Indices are constants
  - Compiler is able to eliminate address arithmetic instructions
- Only floating-point arithmetic instructions are still there

# **Loop Unrolling**

```
// Assume BLOCK_SIZE = 16
Pvalue = Ms[ty][0] * Ns[0][tx] + Ms[ty][1] * Ns[1][tx] + ...
+ Ms[ty][15] * Ns[15][tx];
```

- ▶ Loop branch instructions → gone
- ▶ Loop counter increment instructions → gone
- ► Address arithmetic instructions → gone
  - Indices are constants
  - ► Compiler is able to eliminate address arithmetic instructions
- Only floating-point arithmetic instructions are still there
  - Close to peak performance!!!

#### **Outline**

**Control Flow Divergence** 

**Memory Coalescing** 

**Shared Memory Bank Conflicts** 

**Occupancy** 

Loop Unrolling

- Kernel launches are not free
  - A null kernel launch will take non-trivial time
  - ► Actual number changes with HW generations and driver software
  - ► If you are launching lots of small grids you will lose substantial performance due to this effect
- Independent kernel launches are cheaper than dependent kernel launches
  - Dependent launch: Some readback to the cpu
- If you are reading back data to the cpu for control decisions, consider doing it on the GPU
  - Even though the GPU is slow at serial tasks, can do surprising amounts of work before you used up kernel launch overhead